Boots – shoes – and leggings
Patent
1992-12-22
1995-10-31
Lee, Thomas C.
Boots, shoes, and leggings
395775, 395849, 395878, 395494, 39549701, 395296, 3642281, 3642302, 36424291, 3642563, 364DIG1, G06F 1202, G06F 1314
Patent
active
054637392
ABSTRACT:
A method for managing a data transfer between a first device and an allocated portion of common memory including the steps of receiving a reallocation request of the allocated portion of common memory from a second device, receiving a veto of the requested reallocation from the first device, and delaying the reallocation request. In addition, a method for transferring data between a peripheral device and a common memory in a virtual memory system including the steps of instructing the peripheral device to transfer data with an allocated portion of the common memory, requesting a reallocation of the allocated portion of the common memory, and receiving a veto of the requested reallocation from the peripheral device in response to the instructed data transfer. Furthermore, an apparatus for transferring data between a peripheral device and a common memory in a virtual memory system including an apparatus for instructing the peripheral device to transfer data with an allocated portion of the common memory, an apparatus for requesting a reallocation of the allocated portion of the common memory, and an apparatus for receiving a veto of the requested reallocation from the peripheral device in response to the instructed data transfer.
REFERENCES:
patent: 3333252 (1967-07-01), Shimabukuro
patent: 4277826 (1981-07-01), Collins et al.
patent: 4388621 (1983-06-01), Komatsu et al.
patent: 4495571 (1985-01-01), Staplin, Jr. et al.
patent: 4574350 (1986-03-01), Starr
patent: 4787026 (1988-11-01), Barnes et al.
patent: 4792895 (1988-12-01), Tallman
patent: 4811206 (1989-03-01), Johnson
patent: 4831541 (1989-05-01), Eshel
patent: 4847757 (1989-06-01), Smith
patent: 4849875 (1989-07-01), Fairman et al.
patent: 4912632 (1990-03-01), Gach et al.
patent: 4914619 (1990-04-01), Harris et al.
patent: 4916301 (1990-04-01), Mansfield et al.
patent: 4928253 (1990-05-01), Yamauchi et al.
patent: 5016167 (1991-05-01), Nguyen et al.
patent: 5047921 (1991-09-01), Kinter et al.
patent: 5067071 (1991-11-01), Schanin et al.
patent: 5265212 (1993-11-01), Bruce, II
patent: 5313603 (1994-05-01), Takishima
IBM TDB, "Channel DAT and Page Pinning for Block Unit Transfers", vol. 23, No. 2, Jul. 1980, pp. 704-705.
IBM TDB, "Distinguishing Between Short Term and Long Term Pins of Pages in Virtual Memory During I/O", vol. 29, No. 6, Nov. 1986, pp. 2689-2690.
IBM TDB, "System Memory Configuration and Management in a Virtual Terminal Environment", vol. 31, No. 1, Jun. 1988, p. 411.
IBM TDB, "Linear-To-Physical Memory Mapping by Bus Masters in Virtual Memory Systems", vol. 34, No. 4A, Sep. 1991, pp. 355-357.
IBM TDB, "Software Recovery of Page Faults on Microprocessors with Integrated Memory Management Units", vol. 34, No. 10B, Mar. 1992, pp. 426-429.
Albaugh Virgil A.
Muhich John S.
Silha Edward J.
Vanover Michael T.
Dillon Andrew J.
International Business Machines - Corporation
Lee Thomas C.
McBurney Mark E.
Weinstein Marc K.
LandOfFree
Apparatus for vetoing reallocation requests during a data transf does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for vetoing reallocation requests during a data transf, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for vetoing reallocation requests during a data transf will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1780546