Excavating
Patent
1981-08-10
1984-11-20
Ruggiero, Joseph F.
Excavating
371 20, 371 26, 324 73R, 324 73AT, G06F 1100
Patent
active
044843291
ABSTRACT:
Apparatus for the dynamic in-circuit testing of digital electronic devices employs a hardware testing circuit that is set by a microcomputer which takes no direct part in the test, so that the test hardware speed is not limited by the computer speed. The apparatus comprises a library of devices equivalent to the devices to be tested, the library including a ROM containing the information regarding the devices needed by the microcomputer for its purpose. An internal interface or router receives signals from the test device that are input signals to its terminals and routes them directly to the corresponding selected device in the library where it becomes an input to that device also. Signals from the test device that are output signals are routed instead to a comparison block where they are compared with the respective output signals from the library reference device. The signals at each corresponding pin of the two devices are compared and upon the presence of a fault the apparatus stops and identifies the pin or pins on which a fault has been detected. An external interface is provided to shift the signal levels as required between the test device and the transistor-transistor logic devices of the apparatus. The signals are sampled during timed periods to account for different propagation times through the apparatus, and different operating speeds of the devices. Provision is made for external or internal clocks, reset and ground connections.
REFERENCES:
patent: 3614608 (1971-10-01), Gledd et al.
patent: 3684960 (1972-08-01), Conley, Jr. et al.
patent: 4001818 (1977-01-01), Radichel et al.
patent: 4039813 (1977-08-01), Kregness
patent: 4055801 (1977-10-01), Pike et al.
patent: 4099119 (1978-07-01), Goetz
patent: 4125763 (1978-11-01), Drabing et al.
patent: 4139147 (1979-02-01), Franke
patent: 4168527 (1979-09-01), Winkler
patent: 4230986 (1980-10-01), Deaver et al.
patent: 4270178 (1981-05-01), Lillig
patent: 4271515 (1981-06-01), Axtell et al.
patent: 4287594 (1981-09-01), Shirasaka
patent: 4290015 (1981-09-01), Labriola
patent: 4312067 (1982-01-01), Shirasaka
IBM Technical Disclosure Bulletin, J. M. Elmore et al., "Automatic Fault Isolation for Digital Assemblies", vol. 14, No. 12, May 1972, pp. 3767-3770. _
Rassem Mamdouh H.
Slamka Milan
Harkcom Gary V.
Ruggiero Joseph F.
Thalamus Electronics, Inc.
LandOfFree
Apparatus for the dynamic in-circuit element-to-element comparis does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for the dynamic in-circuit element-to-element comparis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for the dynamic in-circuit element-to-element comparis will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2193808