Boots – shoes – and leggings
Patent
1992-03-05
1993-09-07
Fleming, Michael R.
Boots, shoes, and leggings
364271, 364DIG1, 36493148, 3649503, 364DIG2, G06F 112
Patent
active
052437035
ABSTRACT:
An apparatus for synchronously generating a first clock signal in a first circuitry and a second clock signal in a second circuitry of a data processing system is described. A clock generating circuitry generates a global clock signal. A transmission line transfers the global clock signal from its first end to its second end and includes a midpoint between the first end and the second end. A first clock signal generation circuit is coupled at a first point between the first end and the midpoint and a second point between the midpoint and the second end. The first and second points have the same line length to the midpoint. The first clock signal generation circuit generates the first clock signal at a first timing point which is halfway between the global clock signal with a first propagation delay from the first end to the first point and the signal with a second propagation delay from the first end to the second point. A second clock signal generation circuit is coupled at a third point between the first end and the midpoint and a fourth point between the midpoint and the second end. The third and fourth points have the same line length to the midpoint. The second clock signal generation circuit generates the second clock signal at a second timing point which is halfway between the global clock signal with a third propagation delay from the first end to the third point and the signal with a fourth propagation delay from the first end to the fourth point. The first timing point is the same as the second timing point such that the first signal is synchronized with the second signal.
REFERENCES:
patent: 3740723 (1973-06-01), Beausoleil et al.
patent: 3758761 (1973-09-01), Henrion
patent: 3771145 (1973-11-01), Wiener
patent: 3821715 (1974-06-01), Hoff, Jr. et al.
patent: 3882470 (1975-05-01), Hunter
patent: 3924241 (1975-12-01), Kronies
patent: 3969706 (1976-07-01), Proebsting et al.
patent: 3972028 (1976-07-01), Weber et al.
patent: 3975714 (1976-08-01), Weber et al.
patent: 3983537 (1976-09-01), Parsons et al.
patent: 4007452 (1977-02-01), Hoff, Jr.
patent: 4038648 (1977-07-01), Chesley
patent: 4099231 (1978-07-01), Kotok et al.
patent: 4191996 (1980-03-01), Chesley
patent: 4205373 (1980-05-01), Shah
patent: 4247817 (1981-01-01), Heller
patent: 4249247 (1981-02-01), Patel
patent: 4286321 (1981-08-01), Baker et al.
patent: 4306298 (1981-12-01), McElroy
patent: 4315308 (1982-02-01), Jackson
patent: 4333142 (1982-06-01), Chesley
patent: 4355376 (1982-10-01), Gould
patent: 4373183 (1983-02-01), Means et al.
patent: 4385350 (1983-05-01), Hansen et al.
patent: 4443864 (1984-04-01), McElroy
patent: 4449207 (1984-05-01), Kung et al.
patent: 4468738 (1984-08-01), Hansen et al.
patent: 4470114 (1984-09-01), Gerhold
patent: 4481625 (1984-11-01), Roberts et al.
patent: 4488218 (1984-12-01), Grimes
patent: 4500905 (1985-02-01), Shibata
patent: 4519034 (1985-05-01), Smith et al.
patent: 4595923 (1986-06-01), McFarland, Jr.
patent: 4630193 (1986-12-01), Kris
patent: 4646270 (1987-02-01), Voss
patent: 4649511 (1987-03-01), Gdula
patent: 4649516 (1987-03-01), Chung et al.
patent: 4654655 (1987-03-01), Kowalski
patent: 4706166 (1987-11-01), Go
patent: 4719627 (1988-01-01), Peterson et al.
patent: 4745548 (1988-05-01), Blahut
patent: 4764846 (1988-08-01), Go
patent: 4770640 (1988-09-01), Walter
patent: 4779089 (1988-10-01), Theus
patent: 4785394 (1988-11-01), Fischer
patent: 4811202 (1989-03-01), Schabowski
patent: 4818985 (1989-04-01), Ikeda
patent: 4837682 (1989-06-01), Culler
patent: 4860198 (1989-08-01), Takenaka
patent: 4933835 (1990-06-01), Sachs et al.
patent: 4975763 (1990-12-01), Baudouin et al.
patent: 5023488 (1991-06-01), Gunning
patent: 5179670 (1993-01-01), Farmwald et al.
Hawley, David, "Superfast Bus Supports Sophisticated Transactions," High Performance Systems (Sep. 1989).
International Search Report Dated Jul. 8, 1991 for PCT Patent Application No. PCT/US91/02590 filed Apr. 16, 1991.
T. Yang, M. Horowitz, B. Wooley, "A 4-ns-4K.times.1-bit Two-Port BiCMOS SRAM," IEEE Journal of Solid-State Circuits, vol. 23, No. 5, pp. 1030-1040 (Oct. 1988).
"Burndy Connects" Advertisement, Electronic Engineering Times, pp. T24-T25 (Feb. 24, 1986).
J. Frisone, "A Classification for Serial Loop Data Communications Systems," Raleigh Patent Operations (Nov. 2, 1972).
A. Khan, "What's the Best Way to Minimize Memory Traffic," High Performance Systems, pp. 59-67 (Sep. 1989).
N. Margulis, "Single Chip RISC CPU Eases System Design," High Performance Systems, pp. 34-36, 40-41, 44 (Sep. 1989).
R. Matick, "Comparison of Memory Chip Organizations vs. Reliability in Virtual Memories," FTCS 12th Annual International Symposium Fault-Tolerant Computing, IEEE Computer Society Fault-Tolerant Technical Committee, pp. 223-227 (Jun. 22, 1982).
Agarwal et al., "Scaleable Director Schemes for Cache Consistency," 15th Intern. Symp. Comp. Architecture, pp. 280-289 (Jun. 1988).
Agarwal et al. "An Analytic Cache Model," ACM Trans. on Comp. Sys., vol. 7 (2), pp. 184-215 (May 1989).
Beresford, "How to Tame High Speed Design," High Performance Systems, pp. 78-83 (Sep. 1989).
Carson, "Advance On-Focal Plane Signal Processing for Nonplanar Infrared Mosaics," SPIE, vol. 311, pp. 53-58 (1981).
Chesley, "Virtual Memory Integration," Submitted to IEETC (Sep. 1983).
Davidson, "Electrical Design of a High Speed Computer Package," IBM J. Res. Develop., vol. 26, No. 3, pp. 346-361 (1982).
Hart, "Multiple Chips Speed CPU Subsystems," High Performance Systems, pp. 46-55 (Sep. 1989).
Horowitz et al., "MIPS-X: A 20-MIPS Peak, 32-bit Microprocessor with On-Chip Cache," IEEE J. Solid State Circuits, vol. SC-22, No. 5, pp. 790-798 (Oct. 1987).
Kwon et al., "Memory Chip Organizations for Improved Reliability in Virtual Memories," IBM Technical Disclosure Bulletin, vol. 25, No. 6, pp. 2952-2957 (Nov. 1982).
Pease et al., "Physical Limits to the Useful Packaging Density of Electronic Systems," (Sep. 1988).
Peterson, "System-Level Concerns Set Performance Gains," High Performance Systems, pp. 71-77 (Sep. 1989).
H. Schumacher et al., "CMOS Subnanosecond True-ECL Output Buffer," IEEE Journal of Solid-State Circuits, vol. 25, No. 1, pp. 150-154 (Feb. 1990).
Wooley et al., "Active Substrate Integration," Private Communication, Semiconductor Research Corporation, 4 pages (Mar. 15, 1988).
Farmwald Michael
Horowitz Mark
Auve Glenn A.
Fleming Michael R.
Rambus Inc.
LandOfFree
Apparatus for synchronously generating clock signals in a data p does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for synchronously generating clock signals in a data p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for synchronously generating clock signals in a data p will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-494664