Boots – shoes – and leggings
Patent
1994-01-12
1996-05-21
Pan, Daniel
Boots, shoes, and leggings
3642293, 3642295, 3642306, 3642314, 3642341, 364239, 3642387, 3642416, 3642591, 3642592, 3642596, 3642704, 3642715, 364271, 3642719, 364DIG1, 364DIG2, 395550, G06F 702, G06F 768, G06F 9302, G06F 9305
Patent
active
055198775
ABSTRACT:
Disclosed is an apparatus of synchronizing parallel processing among a plurality of processors including a plurality of synchronization units respectively corresponding to the plurality of processors and a control unit. The control unit and the synchronization units are connected in a loop. Each synchronization unit outputs a sync signal for informing that the synchronization unit has entered a wait state to an adjacent downstream unit. The control unit outputs a pulse for informing a completion of a synchronization among the processors to an uppermost-stream synchronization unit. The pulse is forwarded as far as an lowermost-stream synchronization unit. Each synchronization unit includes the following: a flag hold unit holding a flag indicating a state of a respective processor, a logical OR circuit ORing a sync signal sent from an adjacent upstream synchronization unit with a value of the flag and outputting an obtained value to an adjacent downstream synchronization unit as a sync signal, a detection unit detecting the pulse in a value outputted from the logical OR circuit, thereby initiating the flag hold unit, and an output unit outputting the value outputted from the logical OR circuit to a respective processor.
REFERENCES:
patent: 3737858 (1973-06-01), Turner et al.
patent: 4028667 (1977-06-01), Breslau et al.
patent: 4228495 (1980-10-01), Bernhard et al.
patent: 4412303 (1983-10-01), Barnese et al.
patent: 4509013 (1985-04-01), Sasao
patent: 4561017 (1985-12-01), Greene
patent: 4748588 (1985-12-01), Norman et al.
patent: 4789789 (1986-02-01), Kersenbrock et al.
patent: 4799001 (1987-01-01), Mori
patent: 4811367 (1987-10-01), Tajika et al.
patent: 4969089 (1987-11-01), Jakel et al.
patent: 4975834 (1989-09-01), Xu et al.
patent: 5056000 (1989-11-01), Chang
patent: 5121390 (1990-03-01), Farrell et al.
patent: 5123089 (1992-06-01), Beilinski et al.
patent: 5163149 (1992-11-01), Brantely, Jr. et al.
patent: 5271033 (1993-12-01), Norman
patent: 5365228 (1994-11-01), Ghilds et al.
Abe Minobu
Hidaka Noriyuki
Saeki Shinichi
Yoneda Yasushi
Matsushita Electric - Industrial Co., Ltd.
Pan Daniel
LandOfFree
Apparatus for synchronizing parallel processing among a pluralit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for synchronizing parallel processing among a pluralit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for synchronizing parallel processing among a pluralit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2047384