Boots – shoes – and leggings
Patent
1993-10-27
1996-04-30
Bowler, Alyssa H.
Boots, shoes, and leggings
395800, 3642318, 3642613, 3642624, 364DIG1, G06F 938
Patent
active
055133304
ABSTRACT:
A method and apparatus for eliminating the delay in a parallel processing pipeline. In a parallel processing pipeline system, a circuitry is provided to determine the length and align two instructions in parallel. Parallel decoding circuitry is provided for decoding and executing the two instructions. A branch prediction cache stores the target instruction and next sequential instruction, and is tagged by the address of the branch instruction, as in the prior art. In addition, however, the branch prediction cache also stores the length of the first and second instructions and the address of the second instruction. This additional data allows the target and next sequential instructions to be directly aligned and presented to the parallel decoding circuits without waiting for a calculation of their lengths and starting addresses.
REFERENCES:
patent: 4853840 (1989-08-01), Shibuya
patent: 4858104 (1989-08-01), Matsuo et al.
patent: 4860197 (1989-08-01), Langendorf
patent: 4894772 (1990-01-01), Langendorf
patent: 4926323 (1990-05-01), Baror et al.
patent: 4942520 (1990-07-01), Langendorf
Bowler Alyssa H.
NexGen, Inc.
Shah Alpesh M.
LandOfFree
Apparatus for superscalar instruction predecoding using cached i does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for superscalar instruction predecoding using cached i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for superscalar instruction predecoding using cached i will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-636520