Electricity: electrical systems and devices – Safety and protection of systems and devices – Transient responsive
Patent
1994-08-29
1997-04-29
Gaffin, Jeffrey A.
Electricity: electrical systems and devices
Safety and protection of systems and devices
Transient responsive
361 56, 361 91, H02H 322
Patent
active
056255225
ABSTRACT:
A protective circuit for protecting internal circuits of semiconductor integrated circuits (ICs) from ElectroStatic Discharges (ESD) into a voltage conduit of a semiconductor IC. The protective circuit is coupled in parallel with the internal circuit of the semiconductor IC such that the protective circuit and the internal circuit are each coupled to a first voltage conduit at a first reference voltage at one end and to a second voltage conduit at a second reference voltage at another end. The protective circuit includes an ESD protection device (or devices) for channeling an ESD discharge from the first voltage conduit through the protective circuit to the second voltage conduit. The protective circuit also includes a control circuit for turning "on" (e.g. operating in a low impedance state) the ESD protection device during the occurrence of the ESD discharge into the first voltage conduit. Furthermore, the control circuit turns "on" the ESD protection device before other devices in the internal circuit are damaged as a result of the ESD discharge. Therefore, by channeling the ESD discharge through the ESD protection circuit when an ESD discharge is recognized, but before other devices in the internal circuit are damaged, the ESD protection circuit prevents the internal circuit from being damaged during an ESD discharge.
REFERENCES:
patent: 5157573 (1992-10-01), Lee et al.
patent: 5237395 (1993-08-01), Lee
patent: 5264723 (1993-11-01), Strauss
Charvaka Duvvury, Robert N. Rountree, Olen Adams, Internal Chip ESD Phenomena Beyond the Protection Circuit, IEEE Transactions on Electron Devices, vol. 35, No. 12, Dec. 1988.
Duvvury, C. et al, Internal Chip ESD Phenomena Beyond the Protection Circuit, IEEE Transactions on Electron Devices, vol. 35, No. 12, 2133-2138 (Dec. 1988).
Tandan, N., ESD Trigger Circuit, EOS/ESD Symposium 1994, 94-120-94-124.
Merrill, R. & Issaq, E., ESD Design Methodology, EOS/ESD Symposium 1993, 93-233-93-237.
Polgreen, T. & Chatterjee, A., Improving The ESD Failure Threshold Of Silicided nMOS Output Transistors by Ensuring Uniform Current Flow, 1989 EOS/ESD Symposium Proceedings, 167-174.
Chatterjee, A. & Polgreen, T., A Low-Voltage Triggering SCR for On-Chip ESD Protection at Output and Input Pads, IEEE Electron Device Letters, vol. 12, No. 1, 21-22, (Jan. 1991).
van Roozendaal, L. et al, Standard ESD Testing of Integrated Circuits, 1990 EOS/ESD Symposium Proceedings, 119-130.
Duvvury, C. et al, Achieving Uniform nMOS Device Power Distribution for Sub-micron ESD Reliability, IEDM Symposium 92-131-92-134 (1992).
Cypress Semiconductor Corp.
Gaffin Jeffrey A.
Jackson Stephen W.
LandOfFree
Apparatus for smart power supply ESD protection structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for smart power supply ESD protection structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for smart power supply ESD protection structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-710836