Apparatus for scanning an addressable memory

Details Apparatus for scanning an addressable memory Apparatus for scanning an addressable memory

1979-08-03

1981-07-21

Hecker, Stuart N.

Static information storage and retrieval

Addressing

Counting

365239, 455166, G11C 800, H03J 706

Patent

active

042801990

ABSTRACT:
Apparatus for scanning an addressable memory includes a clock pulse generator and an address counter for counting the clock pulses so as to produce an address for the addressable memory and thereby designate a corresponding storage location from which stored data is read. The clock pulse generator is selectively enabled to supply clock pulses to the address counter. A scan advance circuit is selectively operable to change the count of the address counter by a predetermined amount in response to each operation thereof, and thereby change the designated storage location in the addressable memory. Successive operations of the scan advance circuit result in a step-wise change in the address.

REFERENCES:
patent: 3845394 (1974-10-01), Hamada
patent: 3883808 (1975-05-01), Boone et al.
patent: 3968443 (1976-07-01), Leuschner

Affiliated with

Also associated with

Rating

Apparatus for scanning an addressable memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for scanning an addressable memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for scanning an addressable memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2433372