Apparatus for reducing data corruption in a non-volatile memory

Details Apparatus for reducing data corruption in a non-volatile memory Apparatus for reducing data corruption in a non-volatile memory

2007-06-05

2007-06-05

Tran, Michael (Department: 2827)

Static information storage and retrieval

Powering

Data preservation

C365S226000

Reexamination Certificate

active

10633264

ABSTRACT:
The loss of data and/or the corruption of data that may occur in flash memory when a reset signal is received during a memory write cycle is prevented by delaying reset signals sent to the flash memory for a time period sufficient for a write cycle to be completed. The loss of data and/or the corruption of data that may occur in flash memory when the power supply is interrupted during a write cycle is prevented by providing a DC-to-DC converter with one or more large capacitors in parallel with its input as the power supply to the flash memory. If the system power supply fails or is interrupted, the discharge of the capacitor(s) delays the voltage decay at the input of the DC-to-DC converter such that the output of the DC-to-DC converter remains within tolerance for a time sufficient for the flash memory to complete a write cycle.

REFERENCES:
patent: 5850113 (1998-12-01), Weimer et al.
patent: 6473361 (2002-10-01), Chen et al.
patent: 6514781 (2003-02-01), Chang et al.

Affiliated with

Also associated with

Rating

Apparatus for reducing data corruption in a non-volatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for reducing data corruption in a non-volatile memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for reducing data corruption in a non-volatile memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3826127