Apparatus for reducing capacitive loading of clock and shift sig

Details Apparatus for reducing capacitive loading of clock and shift sig Apparatus for reducing capacitive loading of clock and shift sig

1996-05-31

1997-11-25

Wambach, Margaret Rose

Electrical pulse counters, pulse dividers, or shift registers: c

Shift register

Particular input circuit

377 81, 327218, G11C 1900

Patent

active

056920261

ABSTRACT:
A shift register, circular pointer or ring counter presents a reduced capacitive load on the clock and shift signals used to control it. The device is constructed using one or more enhanced data cells. Each data cell has a data input, a data output, a clock input and a shift input. The data output of each cell is coupled to the data input of an adjacent cell. At least one pass-AND gate is provided for each cell. The pass-AND gate has a switching input and a switched input. The switching input operates to toggle the input capacitance of the switched input between a larger and a smaller value. The logical OR of the data input and data output of each cell is used to drive the switching input of the associated pass-AND gates for that cell. The switched input of the pass-AND gate is adapted to be coupled to the clock (or shift) signal, and the output of the pass-AND gate is coupled to the clock (or shift) input of the data cell. When two such pass-AND gates are provided for each cell, one may be used for the clock signal, and the other for the shift signal. In this manner, only those cells of the shift register, circular pointer or ring counter whose outputs are asserted, or will become asserted during the next shift operation, will present a larger capacitance to the clock and shift signals. All of the other cells will present a smaller capacitance to the clock and shift signals.

REFERENCES:
patent: 5138641 (1992-08-01), Mehta
patent: 5559844 (1996-09-01), Lee

Affiliated with

Also associated with

Rating

Apparatus for reducing capacitive loading of clock and shift sig does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for reducing capacitive loading of clock and shift sig, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for reducing capacitive loading of clock and shift sig will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2113674