Apparatus for receiver equalization

Details Apparatus for receiver equalization Apparatus for receiver equalization

2007-06-05

2007-06-05

Nguyen, Khanh Van (Department: 2817)

Amplifiers

With semiconductor amplifying device

Including field effect transistor

C330S253000

Reexamination Certificate

active

10607799

ABSTRACT:
In some embodiments an apparatus includes an amplifier, a first inverter having an input coupled to an output of the amplifier, and a second inverter having an input coupled to an output of the first inverter and an output, where the output of the second inverter is fed back to an input of the amplifier. Other embodiments are described and claimed.

REFERENCES:
patent: 4446444 (1984-05-01), Patterson, III
patent: 4766394 (1988-08-01), Yukawa
patent: 5939942 (1999-08-01), Greason et al.
patent: 5990708 (1999-11-01), Hu
patent: 6118318 (2000-09-01), Fifield et al.
patent: 55107309 (1980-08-01), None
patent: 61050408 (1986-03-01), None
Bazes, Mel, “Two Novel Fully Complementary Self-Biased CMOS Differential Amplifiers,” XP 000203311, IEEE Journal of Solid-State Circuits, No. 2, pp. 165-168, Feb. 26, 1991.
Chappell, Barbara A., et al., “Fast CMOS ECL Receivers with 100-mV Worst-Case Sensitivity,” XP002050848, IEEE Log No. 8718033, pp. 59-67, 1988.
International Search Report and Written Opinion from PCT/US2004/018295, International Filing Date Jun. 9, 2004.

Affiliated with

Also associated with

Rating

Apparatus for receiver equalization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for receiver equalization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for receiver equalization will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3875294