Static information storage and retrieval – Floating gate – Multiple values
Reexamination Certificate
2000-04-28
2001-11-27
Nguyen, Viet Q. (Department: 2818)
Static information storage and retrieval
Floating gate
Multiple values
C365S208000, C365S185030, C365S185200, C365S185220, C365S185180
Reexamination Certificate
active
06324094
ABSTRACT:
TECHNICAL FIELD
The present invention relates to non-volatile memory systems, and more specifically, to circuitry for determining the state of a multistate memory cell contained in such a system.
BACKGROUND OF THE INVENTION
In conventional single-bit per cell memory devices, the memory cell assumes one of two information storage states, either an “on” state or an “off” state. The binary condition of “on” or “off” defines one bit of information. As a result, a memory device capable of storing n-bits of data requires (n) separate memory cells.
Increasing the number of bits which can be stored using single-bit per cell memory devices depends upon increasing the number of memory cells on a one-for-one basis with the number of bits of data to be stored. Methods for increasing the number of memory bits stored in a memory device composed of single-bit capacity cells have relied upon manufacturing larger die which contain more memory cells or using improved photolithography techniques to build smaller memory cells. Reducing the size of a memory cell allows more cells to be placed on a given area of a single die.
An alternative to single-bit per cell designs is the storage of multiple-bits of data in a single memory cell. One type of memory in which this approach has been followed is an electrically erasable and programmable device known as a flash memory cell. In flash cells, programming is carried out by applying appropriate voltages to the source, drain, and control gate of the device for an appropriate time period. This causes electrons to tunnel or be injected from a channel region to a floating gate. The amount of charge residing on the floating gate determines the voltage required on the control gate to cause the device to conduct current between the source and drain regions. This voltage is termed the threshold voltage, V
t
, of the cell. Conduction represents an “on” or erased state of the device and corresponds to a logic value of one. An “off” or programmed state is one in which current is not conducted between the source and drain regions and corresponds to a logic value of zero. By setting the threshold voltage of the cell to an appropriate value, the cell can be made to either conduct or not conduct current for a given set of applied voltages. Thus, by determining whether a cell conducts current at the given set of applied voltages, the state of the cell (programmed or erased) can be found.
A multi-bit or multistate flash memory cell is produced by creating multiple, distinct threshold voltage levels within the device. Each distinct threshold voltage level corresponds to a value of a set of data bits, with the number of bits representing the amount of data which can be stored in the multistate cell. This method allows multiple bits of binary data to be stored within the same memory cell. When reading the state of the memory cell, the threshold voltage value or range of values for which the memory cell conducts current (as determined by comparison with a sense amplifier having a preselected reference value) corresponds to a binary decoded value representing the programmed data. The threshold voltage level for which the cell conducts thus corresponds to a bit set representing the data programmed into the cell. Proper data storage requires that the multiple threshold voltage levels of a multistate memory cell be separated from each other by a sufficient amount so that a level of a cell can be programmed or erased in an unambiguous manner. The specific relationship between the data programmed into the memory cell and the threshold voltage levels of the cell depends upon the data encoding scheme adopted for the cells.
In programming a multistate memory cell, the objective is to apply a programming voltage over a proper time period to store enough charge in the floating gate to move the threshold voltage to a desired level. This level represents a state of the cell corresponding to an encoding of the data which is to be programmed into the cell. However, division of the threshold voltage range for a two state (one bit) cell into multiple threshold voltage levels reduces the margin (threshold voltage difference) between levels. This necessitates tighter system design tolerances and reduced programming verification noise margins so that adjacent levels can be differentiated and programming errors reduced. However, the tightening of the programming and read operation threshold voltage windows leads to slower programming procedures and introduces another potential source of memory system errors.
U.S. Pat. No. 5,043,940, entitled “Flash EEPROM Memory Systems Having Multistate Storage Cells”, issued Aug. 27, 1991, describes a method of programming a multistate memory cell in which an iterative read-compare-program cycle is executed. During the cycle, the data intended to be programmed into a memory cell is input to a comparator, along with the outputs from a set of sense amplifiers (each having a different reference voltage) connected to the cell. The output of the sense amplifiers indicates the threshold voltage level to which the cell is programmed. This corresponds to a read operation. If the threshold voltage level of the cell corresponds to the encoded representation of the intended data, then the cell is in the correct state.
However, the disclosure of the '940 patent fails to discuss how the values of the reference voltages are generated and controlled to generate one of the inputs for the sense amplifiers. This is an important detail because an accurate determination of the state of a memory cell during a program verification, erase verification, or read operation depends on the ability to precisely control the value of the reference voltages input to the sense amplifiers. This is particularly true in the case of multistate memory cells where determination of the state of a cell may require knowing that the cell's threshold voltage is greater than one reference value, but below a second reference value, i.e, the threshold voltage of the cell is within a predetermined range of values.
Control of the reference voltage values is also important because the range of threshold voltages which indicate a particular state of a memory cell depends on the memory system operation being carried out, and may vary with ambient conditions such as bias and temperature.
What is desired is an apparatus for determining the state of a multistate memory cell during a programming verify, erase verify, or read operation which allows accurate control of the reference voltages used as inputs to the sense amplifiers which determine the threshold voltage of the memory cell.
SUMMARY OF THE INVENTION
The present invention is directed to an apparatus for determining the state of a multistate memory cell. The apparatus includes a plurality of sense amplifiers, each with an associated reference cell which produces a reference voltage for input to each of the sense amplifiers. The apparatus includes control circuitry which allows the reference cell currents to be varied to produce the reference voltages or pairs of reference voltages needed to accurately determine the threshold voltage and hence state of a programmed or erased memory cell.
Further objects and advantages of the present invention will become apparent from the following detailed description and accompanying drawings.
REFERENCES:
patent: 5608676 (1997-03-01), Medlock et al.
patent: 5754469 (1998-05-01), Hung et al.
patent: 5768184 (1998-06-01), Hayashi et al.
patent: 5768191 (1998-06-01), Choi et al.
patent: 5768287 (1998-06-01), Norman et al.
patent: 5771346 (1998-06-01), Norman et al.
patent: 5790453 (1998-08-01), Chevallier
patent: 5903504 (1999-05-01), Chevallier et al.
patent: 5909390 (1999-06-01), Harari
patent: 5910914 (1999-06-01), Wang
patent: 5912838 (1999-06-01), Chevallier
patent: 5930167 (1999-07-01), Lee et al.
patent: 6016268 (2000-11-01), Worley
patent: 6075738 (2000-06-01), Takano
patent: 6078578 (2000-06-01), Chevallier
Drake E. E.
Micro)n Technology, Inc.
Nguyen Viet Q.
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Apparatus for reading state of multistate non-volatile... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for reading state of multistate non-volatile..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for reading state of multistate non-volatile... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2616366