Static information storage and retrieval – Floating gate – Multiple values
Reexamination Certificate
2006-07-31
2009-06-02
Phung, Anh (Department: 2824)
Static information storage and retrieval
Floating gate
Multiple values
Reexamination Certificate
active
07542337
ABSTRACT:
A four level passive element cell has memory states corresponding to decreasing resistance levels, which are preferably mapped respectively to data states 11, 01, 00, and 10. The LSB and MSB are preferably mapped as part of different pages. To discriminate between memory cell states, the selected bit line current is sensed for at least two different combinations of reference current level and read bias voltage. A mid-level reference is used to read the LSB. When reading the MSB, a first reference between the 10 and 00 data states, and a second reference between 01 and 11 data states may be used, and the mid-level reference need not be used. In certain embodiments, the bit line current may be simultaneously compared against the first and second references, without requiring a delay to stabilize the bit line current to a different value, and the MSB generated accordingly.
REFERENCES:
patent: 2632058 (1953-03-01), Gray
patent: 3761896 (1973-09-01), Davidson
patent: 5541869 (1996-07-01), Rose et al.
patent: 5666304 (1997-09-01), Hikawa et al.
patent: 5915167 (1999-06-01), Leedy
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6072716 (2000-06-01), Jacobson et al.
patent: 6385074 (2002-05-01), Johnson et al.
patent: 6420215 (2002-07-01), Knall et al.
patent: 6473332 (2002-10-01), Ignatiev et al.
patent: 6490218 (2002-12-01), Vyvoda et al.
patent: 6525953 (2003-02-01), Johnson
patent: 6545898 (2003-04-01), Scheuerlein
patent: 6618295 (2003-09-01), Scheuerlein
patent: 6711068 (2004-03-01), Subramanian et al.
patent: 6735104 (2004-05-01), Scheuerlein
patent: 6753561 (2004-06-01), Rinerson et al.
patent: 6795340 (2004-09-01), Sakimura et al.
patent: 6801448 (2004-10-01), Hsu
patent: 6831854 (2004-12-01), Rinerson et al.
patent: 6834008 (2004-12-01), Rinerson et al.
patent: 6841833 (2005-01-01), Hsu et al.
patent: 6850429 (2005-02-01), Rinerson et al.
patent: 6856536 (2005-02-01), Rinerson et al.
patent: 6856572 (2005-02-01), Scheuerlein et al.
patent: 6859382 (2005-02-01), Rinerson et al.
patent: 6859410 (2005-02-01), Scheuerlein et al.
patent: 6879505 (2005-04-01), Scheuerlein
patent: 6881623 (2005-04-01), Campbell et al.
patent: 6906939 (2005-06-01), Rinerson et al.
patent: 6909632 (2005-06-01), Rinerson et al.
patent: 6917539 (2005-07-01), Rinerson et al.
patent: 6927411 (2005-08-01), Kozicki
patent: 6952030 (2005-10-01), Herner et al.
patent: 6965137 (2005-11-01), Kinney et al.
patent: 7038935 (2006-05-01), Rinerson et al.
patent: 7057922 (2006-06-01), Fukumoto
patent: 7106652 (2006-09-01), Scheuerlein
patent: 7142471 (2006-11-01), Fasoli et al.
patent: 7177181 (2007-02-01), Scheuerlein
patent: 7233024 (2007-06-01), Scheuerlein et al.
patent: 7298665 (2007-11-01), So et al.
patent: 2003/0021148 (2003-01-01), Scheuerlein
patent: 2003/0047765 (2003-03-01), Campbell
patent: 2003/0053332 (2003-03-01), Kleveland et al.
patent: 2005/0201148 (2005-09-01), Chen et al.
patent: 2005/0276091 (2005-12-01), Inoue
patent: 2006/0146639 (2006-07-01), Fasoli et al.
patent: 2006/0250836 (2006-11-01), Herner et al.
patent: 2006/0250837 (2006-11-01), Herner et al.
patent: 2006/0273298 (2006-12-01), Petti
patent: 2007/0007579 (2007-01-01), Scheuerlein et al.
patent: 2007/0008773 (2007-01-01), Scheuerlein
patent: 2007/0008785 (2007-01-01), Scheuerlein
patent: 2007/0008786 (2007-01-01), Scheuerlein
patent: 2007/0069276 (2007-03-01), Scheuerlein et al.
patent: 2007/0072360 (2007-03-01), Kumar et al.
patent: 2007/0090425 (2007-04-01), Kumar et al.
patent: 2007/0236981 (2007-10-01), Herner
patent: 2008/0023790 (2008-01-01), Scheuerlein
patent: 2008/0025061 (2008-01-01), Scheuerlein et al.
patent: 2008/0025066 (2008-01-01), Fasoli et al.
patent: 2008/0025068 (2008-01-01), Scheuerlein et al.
patent: 2008/0025069 (2008-01-01), Scheuerlein et al.
patent: 2008/0025089 (2008-01-01), Scheuerlein et al.
Byeon, D. et al., “An 8Gb Multi-Level NAND Flash Memory with 63nm STI CMOS Process Technology”, ISSCC Session 2 Non-Volatile Memory 2.2, IEEE International Solid-State Circuits Conference, Feb. 2005, 5 pages.
Lee, Seungjae et al., “A 3.3V 4Gb Four-Level NAND Flash Memory with 90nm CMOS Technology”, IEEE Int'l Solid-State Circuits Conference, 2004, Non-Volatile Memory/2.7, Feb. 2004, 13 pages.
International Search Report and Written Opinion for PCT App. No. PCT/US07/74899, mailed Oct. 28, 2008 (9 pages).
Fasoli Luca G.
Scheuerlein Roy E.
Thorp Tyler J.
Byrne Harry W
Phung Anh
SanDisk 3D LLC
Zagorin O'Brien Graham LLP
LandOfFree
Apparatus for reading a multi-level passive element memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for reading a multi-level passive element memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for reading a multi-level passive element memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4067659