Static information storage and retrieval – Magnetic bubbles – Guide structure
Patent
1988-12-16
1991-10-01
Hille, Rolf
Static information storage and retrieval
Magnetic bubbles
Guide structure
357 231, 357 236, 357 67, 357 71, 365154, 365156, H01L 2702
Patent
active
050538489
ABSTRACT:
A method for preventing single event upsets (SEUs) in MOS circuits is disclosed. A resistive area (88, 89) is situated in a semiconductor device such that when a high energy particle passes through the device and the resistive area (88, 89) the stray carriers caused by the particle will pass through the resistive area (88, 89) causing a voltage drop which will prevent the upset of the MOS circuit. A low resistance path is provided for the normal operating current in the device so that the normal operating parameters of the device are not affected by the protection provided by the resistive area (88, 89).
REFERENCES:
patent: 3649884 (1972-03-01), Haneta
patent: 4003034 (1977-01-01), Au
patent: 4080618 (1978-03-01), Tango et al.
patent: 4481524 (1984-11-01), Tsujide
patent: 4519126 (1985-05-01), Hsu
patent: 4536944 (1985-08-01), Bracco et al.
patent: 4782467 (1988-11-01), Balt et al.
patent: 4873557 (1989-10-01), Kita
IBM Technical Disclosure Bulletin, "Process for Fabricating Lightly Doped Drain MOS Devices with Punch-Through Stoppers", vol. 27, No. 11, 4/1985.
Chen et al., TiSi.sub.2 Thickness Limitations for Use with Shallow Junctions and Swami or Locos Isolation, IEEE Transactions on Electrons Device, vol. ED-33, No. 10, Oct. 1986.
IEEE Transactions on Electron Devices, vol. Ed-34 No. 3, Mar. 1987, p. 562, "Titanium Disilicide Contact Resistivity and Its Impact on 1-.mu.m CMOS circuit performance".
A. Ochaoa, Jr., et al., "A Proposed New Structure for SEU Immunity in SRAM Employing Drain Resistance", IEEE Electron Device Letters, vol. EDL-8, No. 11, Nov. 1987, pp. 537-539.
Houston Theodore W.
Yang Ping
Braden Stanton C.
Comfort James T.
Hille Rolf
Sharp Melvin
Texas Instruments Incorporated
LandOfFree
Apparatus for providing single event upset resistance for semico does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for providing single event upset resistance for semico, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for providing single event upset resistance for semico will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1758966