Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2008-04-29
2008-04-29
Phung, Anh (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185030, C365S185240, C365S185280
Reexamination Certificate
active
11259799
ABSTRACT:
In a non-volatile memory, the initiation of program verification is adaptively set so that programming time is decreased. In one approach, non-volatile storage elements are programmed based on a lower page of data to have a voltage threshold (VTH) that falls within a first VTHdistribution or a higher, intermediate VTHdistribution. Subsequently, the non-volatile storage elements with the first VTHdistribution either remain there, or are programmed to a second VTHdistribution, based on an upper page of data. The non-volatile storage elements with the intermediate VTHdistribution are programmed to third and fourth VTHdistributions. The non-volatile storage elements being programmed to the third VTHdistribution are specially identified and tracked. Verification of the non-volatile storage elements being programmed to the fourth VTHdistribution is initiated after one of the identified non-volatile storage elements transitions to the third VTHdistribution from the intermediate VTHdistribution.
REFERENCES:
patent: 4627027 (1986-12-01), Rai et al.
patent: 5386422 (1995-01-01), Endoh
patent: 5522580 (1996-06-01), Varner, Jr.
patent: 5570315 (1996-10-01), Tanaka
patent: 5621684 (1997-04-01), Jung et al.
patent: 5623442 (1997-04-01), Gotou et al.
patent: 5729494 (1998-03-01), Gotou et al.
patent: 5764572 (1998-06-01), Hammick
patent: 5774397 (1998-06-01), Endoh
patent: 5867429 (1999-02-01), Chen et al.
patent: 5870334 (1999-02-01), Hemink et al.
patent: 5920507 (1999-07-01), Takeuchi et al.
patent: 5943260 (1999-08-01), Hirakawa et al.
patent: 5949714 (1999-09-01), Hemink et al.
patent: 5969990 (1999-10-01), Arase
patent: 6011287 (2000-01-01), Itoh et al.
patent: 6028792 (2000-02-01), Tanaka et al.
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6049494 (2000-04-01), Sakui et al.
patent: 6125052 (2000-09-01), Tanaka
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6243290 (2001-06-01), Kurata et al.
patent: 6301151 (2001-10-01), Engh et al.
patent: 6324121 (2001-11-01), Banks
patent: 6400608 (2002-06-01), Fastow et al.
patent: 6404675 (2002-06-01), Banks
patent: 6424566 (2002-07-01), Parker
patent: 6456528 (2002-09-01), Chen
patent: 6490204 (2002-12-01), Bloom et al.
patent: 6522580 (2003-02-01), Chen et al.
patent: 6525964 (2003-02-01), Tanaka et al.
patent: 6529412 (2003-03-01), Chen et al.
patent: 6535423 (2003-03-01), Trivedi et al.
patent: 6538922 (2003-03-01), Khalid et al.
patent: 6538923 (2003-03-01), Parker
patent: 6542407 (2003-04-01), Chen et al.
patent: 6643188 (2003-11-01), Tanaka et al.
patent: 6657891 (2003-12-01), Shibata et al.
patent: 6717847 (2004-04-01), Chen
patent: 6745286 (2004-06-01), Staub et al.
patent: 6771536 (2004-08-01), Li et al.
patent: 6781877 (2004-08-01), Cernea et al.
patent: 6807095 (2004-10-01), Chen et al.
patent: 6859397 (2005-02-01), Lutze
patent: 7046568 (2006-05-01), Cernea
patent: 7068542 (2006-06-01), Banks
patent: 2001/0040824 (2001-11-01), Banks
patent: 2002/0118574 (2002-08-01), Gongwer et al.
patent: 2002/0126532 (2002-09-01), Matsunaga et al.
patent: 2003/0021155 (2003-01-01), Yachareni et al.
patent: 2003/0147278 (2003-08-01), Tanaka et al.
patent: 2003/0161182 (2003-08-01), Li et al.
patent: 2004/0047182 (2004-03-01), Cernea et al.
patent: 2004/0057283 (2004-03-01), Cernea
patent: 2004/0057285 (2004-03-01), Cernea et al.
patent: 2004/0057287 (2004-03-01), Cernea
patent: 2004/0057318 (2004-03-01), Cernea et al.
patent: 2004/0060031 (2004-03-01), Cernea
patent: 2004/0095807 (2004-05-01), Suh et al.
patent: 2004/0109357 (2004-06-01), Cernea et al.
patent: 2004/0109362 (2004-06-01), Gongwer et al.
patent: 2004/0255090 (2004-12-01), Guterman et al.
patent: 2005/0024939 (2005-02-01), Chen
patent: 2005/0083735 (2005-04-01), Chen et al.
patent: 2005/0162924 (2005-07-01), Guterman
patent: 2006/0126390 (2006-06-01), Gorobets
patent: 2006/0140007 (2006-06-01), Cernea
patent: 2006/0158947 (2006-07-01), Chan
patent: 2006/0221692 (2006-10-01), Chen et al.
patent: 1271553 (2003-01-01), None
patent: WO9828745 (1998-07-01), None
Notice of Allowance in related U.S. Appl. No. 11/260,658; Dated Aug. 23, 2007.
Hosono, et al., “A High Speed Failure Bit Counter for the Pseudo Pass Scheme (PPS) in Program Operation for Giga Bit NAND Flash,” Toshiba Corporation, pp. 23-26 (1994).
Choi, et al., “A Novel Booster Plate Technology in High Density NAND Flash Memories for Voltage Scaling-down and Zero Progam Disturbance,” 1996 Symp. on VLSI Technology Digest of Technical Papers, 1996.
Office Action dated Mar. 1, 2007 in U.S. Appl. No. 11/260,658.
PCT Search Report for PCT/US2006/042179, dated Mar. 22, 2007.
Hosono, et al., A High Speed Failure Bit Counter for the Pseudo Pass Scheme (PPS) in Program Operation for Giga Bit NAND Flash, Toshiba Corporation, pp. 23-26.
Choi, et al., A Novel Booster Plate Technology in High Density NAND Flash Memories for Voltage Scaling-down and Zero Progam Disturbance, Samsung Electronics Co., LTD., pp. 238.
U.S. Appl. No. 11/862,157, filed Sep. 26, 2007.
Li Yan
Pham Long
Le Toan
Phung Anh
Sandisk Corporation
LandOfFree
Apparatus for programming of multi-state non-volatile memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for programming of multi-state non-volatile memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for programming of multi-state non-volatile memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3937359