Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead
Reexamination Certificate
1999-04-29
2001-04-03
Williams, Alexander O. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With contact or lead
C257S666000, C257S696000, C257S698000, C257S692000, C257S728000, C257S724000, C257S725000, C257S784000, C257S669000, C257S355000, C257S043000, C361S126000, C361S056000, C361S091200
Reexamination Certificate
active
06211565
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of Invention
The present invention relates to an integrated circuit and, more particularly, to a method for preventing electrostatic discharge failure in an integrated circuit package.
2. Description of the Related Art
Very Large-Scale Integration (VLSI) allows manufacturers to produce integrated circuits (IC) with smaller dimensions, higher density and increased power and performance. With the increased power and performance these circuit packages are able to handle an increasing number of input/output signals that result from the increased integration of circuit functions. To support these increased functions and signals, additional terminals are provided for the IC. These additional signals are electrically connected to the IC through connector pins connected to the terminals.
IC packages are an interconnected array of active and passive components, which are capable of performing a complete circuit function, fabricated on a single crystal of semiconductor material (usually silicon). IC packages are constructed in a variety of package types which contain the circuit. During the packaging process, a lead frame provides the pins for making connections to an external circuit.
As the functions and number of pins on IC packages has increased with a decrease in thc size of the IC package, the pin pitch on the IC package has rapidly decreased. Pin pitch is a recognized term of art which is defined as the distance of pins of an IC center-to-center. This decreased pin pitch increases the possibility of circuit failure due to electrostatic discharge (ESD) between pins.
ESD is considered a major reliability threat of integrated circuit technologies. The possibility of ESD failure involving non-wired pins has been considered. Matsumoto et al., discloses in the reference,
New Failure Mechanism due to Non
-
Wired Pin ESD Stressing
, that ESD failure can occur due to discharge through the resin of an IC package from non-wired pins to wired pins. Narrow pin or lead pitches may increase the electric field during non-wired pin ESD stressing so as to degrade ESD immunity of the non-wired pins. The breakdown of resin or other materials, which allows ESD current discharge from a non-wired pin to an adjacent wired pin, is determined by the strength of the electric field between the pins. Matsumoto et al. concludes that even when ESD stressing is low, discharge can occur when ESD stress is repeatedly applied to the non-wired pin. As a result, increased discharge current flows into the adjacent wired pin and destroys the adjacent wired pin.
U.S. Pat. No. 5,712,753 to Yeh et al. discloses a method to prevent electrostatic discharge failure in an integrated circuit package by means of electrically connecting a non-wired pin to a wired pin on the integrated circuit package. The wired pin is in turn connected to an electrostatic discharge protection circuit. Thus, the integrated circuit package prevents electrostatic discharge stressing of the non-wired pin.
U.S. Pat. No. 5,715,127 to Yu also discloses a method to prevent electrostatic discharge failure in an integrated circuit package. Yu discloses electrically connecting the non-wired pins to a metal lead frame of the package. The metal lead frame is connected to a bonding pad which in turn is connected to an electrostatic discharge protection circuit. This construction is intended to prevent ESD failure due to non-wired pin stressing.
One disadvantage of both prior art preventive methods is that it is necessary to provide additional ESD protection circuitry in the integrated circuit design. As minimization of circuit size and complexity is a goal of circuit design, it would be desirable to provide a means to prevent the problem of ESD failure without the need of additional circuitry.
SUMMARY OF THE INVENTION
Accordingly, the present invention is directed to a lead frame or chip carrier and methods for preventing ESD failure that substantially obviate one or more of the problems due to limitations and disadvantages of the related art. Additional features and advantages of the invention will be set forth in part in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by means of the elements and combinations particularly pointed out in the appended claims.
To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention comprises a method for preventing electrostatic discharge failure in an integrated circuit which includes a semiconductor chip, a plurality of wired pins, and at least one non-wired pin, the electrostatic discharge failure being due to electrostatic discharge stressing of the non-wired pin, the method comprising: minimizing the at least one non-wired pin in a lead frame in order to increase pin spacing locally among wired pins adjacent the non-wired pin.
Also, in accordance with the present invention, there is provided a lead frame or chip carrier for preventing electrostatic discharge failure in an integrated circuit which includes a semiconductor chip, a plurality of wired pins, and at least one non-wired pin, the electrostatic discharge failure being due to electrostatic discharge stressing of the non-wired pin, the lead frame comprising: a lead frame, wherein the at least one non-wired pin is formed such that only a tip at an outermost portion remains.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention, as claimed.
REFERENCES:
patent: 4934820 (1990-06-01), Takahashi et al.
patent: 5334803 (1994-08-01), Yamamura et al.
patent: 5394008 (1995-02-01), Ito et al.
patent: 5486720 (1996-01-01), Kierse
patent: 5608260 (1997-03-01), Carper et al.
patent: 5644167 (1997-07-01), Weiler et al.
patent: 5712753 (1998-01-01), Yeh et al.
patent: 5715127 (1998-02-01), Yu
patent: 5753977 (1998-05-01), Kusaka et al.
patent: 5786626 (1998-07-01), Brady et al.
patent: 5796570 (1998-08-01), Mekdhanasarn et al.
patent: 5821609 (1998-10-01), DiStefano et al.
patent: 5825081 (1998-10-01), Hosomi et al.
patent: 5889308 (1999-03-01), Hong et al.
patent: 5970321 (1999-10-01), Hively
patent: 6008532 (1999-12-01), Carichner
M. Matsumoto et al., “New Failure Mechanism due to Non-Wired Pin ESD Stressing,” pp. 2.5.1-2.5.5.
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Williams Alexander O.
Winbond Electronics Corporation
LandOfFree
Apparatus for preventing electrostatic discharge in an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for preventing electrostatic discharge in an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for preventing electrostatic discharge in an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2489687