Chemistry: electrical and wave energy – Apparatus – Electrolytic
Reexamination Certificate
2001-08-28
2004-09-28
Valentine, Donald R. (Department: 1742)
Chemistry: electrical and wave energy
Apparatus
Electrolytic
C204S22400M, C204S22400M, C204S280000
Reexamination Certificate
active
06797132
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method and apparatus for plating and polishing a conductive material on a semiconductor substrate. More particularly, the present invention is directed to a method and apparatus for first plating and then polishing the conductive material on the semiconductor substrate using a single apparatus. Moreover, the present invention is directed to a method and apparatus for intermittently applying the conductive material to the semiconductor substrate and also intermittently polishing the substrate when such conductive material is not being applied to the substrate. Also, the present invention provides a method and apparatus that plates/deposits and/or polishes a conductive material on a substrate surface using a novel pad assembly.
BACKGROUND OF THE INVENTION
A conventional process step in the manufacturing of integrated circuits and devices involves plating a metal layer on a semiconductor wafer surface using a plating apparatus. Typically, the wafer surface has been previously etched and contains many holes and/or trenches. One goal of wafer plating is to uniformly fill the holes and trenches with a conductive material. However, it is very difficult to uniformly fill the holes and trenches such that no voids exist. It is well known that the existence of the voids results in poor performance and defective devices. After such plating step, a polishing step is typically performed using a polishing apparatus to achieve a generally planar surface on the wafer.
Plating the wafer surface with the conductive material over a seed metal layer has important and broad application in the semiconductor industry. Traditionally, aluminum and other metals are plated as one of many metal layers that make up a semiconductor chip. However, in recent times, there is great interest in copper deposition for interconnects on semiconductor chips, because, compared to aluminum, copper reduces electrical resistance and allows semiconductor chips to run faster with less heat generation, resulting in a significant gain in chip capacity and efficiency. Furthermore, copper is known to be a better conductor than aluminum.
Thin film plating of copper into sub-micron holes and trenches is becoming more difficult in ULSI chip processing, particularly when the feature size is below 0.25 &mgr;m with the aspect ratio greater than 5 to 1. Common chemical vapor deposition is being used to fill these holes and trenches etched into silicon substrates. Unfortunately, this process so far has yielded a very high cost for developing and integrating interconnects for ULSI technology.
Accordingly, a more accurate, cost effective, and reliable manner of applying a conductive material to the semiconductor substrate is needed.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a method and apparatus that plates/deposits a conductive material on a semiconductor workpiece surface and then polishes the same workpiece surface.
It is another object of the present invention to provide a method and apparatus that plates/deposits a conductive material on a workpiece surface using brush plating or electro chemical mechanical deposition and polishes the same workpiece surface using electropolishing or chemical mechanical polishing.
It is a further object of the present invention to provide a method and apparatus having multiple chambers in a single apparatus for plating/depositing the conductive material and polishing the workpiece surface.
It is yet another object of the present invention to provide a method and apparatus having novel pad assemblies for both plating/depositing the conductive material and polishing the workpiece surface.
It is yet another object of the present invention to provide a method and apparatus that plates/deposits a conductive material on a workpiece surface without a pad or other fixed feature making direct contact with the workpiece surface.
These and other object of the present invention are obtained by providing separate plating and polishing steps in close proximity of each other in a single apparatus. A first chamber may be used to plate/deposit the conductive material from an electrolyte solution to the workpiece surface. This is achieved by providing a pad mounted on a cylindrical anode and applying the conductive material to the workpiece surface using the electrolyte solution disposed on the pad, or through the pad.
An apparatus that performs such plating includes an anode and a cathode, a workpiece, or a workpiece that is spaced apart from the anode. A pad mounted on the cylindrical anode rotates about a first axis and the workpiece rotates about a second axis, and metal from the electrolyte solution is deposited on the workpiece when a potential difference is applied between the workpiece and the anode.
Alternatively, the plating chamber may include an anode plate spaced apart from the cathode or the workpiece. Upon application of power to the anode plate and the cathode, the electrolyte solution disposed in the plating chamber is used to deposit the conductive material on the workpiece surface.
In a polishing chamber, a pad is also mounted on another cylindrical anode or a cylindrical roller for polishing the workpiece surface. Polishing may be accomplished using either an electropolish or a chemical mechanical polishing method. The polishing of the workpiece surface preferably prevents accumulation of the conductive material to certain areas of the workpiece while providing a generally planar surface.
The present invention further describes novel anode assemblies having unique anode-pad arrangements that can be used to plate and/or polish the workpiece surface.
REFERENCES:
patent: 3395092 (1968-07-01), Ribes
patent: 3436259 (1969-04-01), Regh et al.
patent: 3890746 (1975-06-01), Saegusa et al.
patent: 3959089 (1976-05-01), Watts
patent: 4153523 (1979-05-01), Koontz et al.
patent: 4395320 (1983-07-01), Kasashima et al.
patent: 4610772 (1986-09-01), Palnik
patent: 4919769 (1990-04-01), Lin
patent: 4948487 (1990-08-01), Imazu et al.
patent: 5024735 (1991-06-01), Kadija
patent: 5171412 (1992-12-01), Talieh et al.
patent: 5429733 (1995-07-01), Ishida
patent: 5558568 (1996-09-01), Talieh et al.
patent: 5650039 (1997-07-01), Talieh
patent: 5692947 (1997-12-01), Talieh et al.
patent: 5755859 (1998-05-01), Brusic et al.
patent: 5807165 (1998-09-01), Uzoh et al.
patent: 5833820 (1998-11-01), Dubin
patent: 5863412 (1999-01-01), Ichinoise et al.
patent: 5930669 (1999-07-01), Uzoh
patent: 5933753 (1999-08-01), Simon et al.
patent: 6004880 (1999-12-01), Liu et al.
patent: 6017820 (2000-01-01), Ting et al.
patent: 2008664 (1971-09-01), None
patent: 4324330 (1994-03-01), None
patent: 0903774 (1999-03-01), None
patent: 0960693 (1999-12-01), None
patent: 60-184695 (1985-09-01), None
patent: WO 95/00295 (1995-01-01), None
M. Rubinstein, “Tampongalvanisieren in de Praxis, Teil 2.”GALVANOTECHNIK, vol. 79, No. 10, 1988, pp. 3263-3270, no month.
J.M. Steigerwald, R. Zirpoli, S.P. Murarka, D. Price and R.J. Gutman, “Pattern Geometry Effects in the Chemical-Mechanical Polishing of Inlaid Copper Structures”, Oct. 1994, pp. 2842-2848.
Alan C. West, Chin-Chang Cheng and Brett C. Baker, “Pulse Reverse Copper Electrodeposition in High Aspect Ratio Trenches and Vias”, Sep. 1998, pp. .070-3073.
Robert C. Contolini, Anthony F. Bernhardt and Steven Mayer, “Electrochemical Planarization for Multilevel Metallization”, Sep. 1994, pp. 2503-2510.
C. Madore, M. Matlosz and D. Landolt, “Blocking Inhibitors in Catholic Leveling”, I. Theoretical Analysis, Dec. 1996, pp. 3927-3942.
Talieh Homayoun
Uzoh Cyprian Emeka
Nutool, Inc.
Valentine Donald R.
LandOfFree
Apparatus for plating and polishing a semiconductor workpiece does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for plating and polishing a semiconductor workpiece, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for plating and polishing a semiconductor workpiece will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3268663