Apparatus for pipelining sequential instructions in synchronism

Details Apparatus for pipelining sequential instructions in synchronism Apparatus for pipelining sequential instructions in synchronism

1998-06-26

2000-12-12

Lee, Thomas C.

Electrical computers and digital processing systems: processing

Processing architecture

Microprocessor or multichip or multimodule processor having...

712 41, 713501, G06F 1300

Patent

active

061611719

ABSTRACT:
A first instruction requiring that a data word should be read out from a data memory and be stored in a certain register in a register set, and then a second instruction requiring that two operands, respectively read out from the register and another register in the register set, should be added are pipeline-processed. In a high-speed mode in which an operation clock having a higher frequency is supplied, a data cache intervened between an instruction execution circuit and the data memory is controlled to supply a data word to a WB (write back) stage of the instruction execution circuit within two cycles with respect to an input address associated with the first instruction. In order to execute the second instruction, the data word is supplied from the WB stage to an EX (operation execution) stage of the instruction execution circuit. In a low-speed mode in which an operation clock having a lower frequency is supplied, the data cache is controlled to supply a data word to an MEM (memory access) stage of the instruction execution circuit within one cycle with respect to an input address associated with the first instruction. In order to execute the second instruction, the data word is bypassed from the MEM stage to the EX stage.

REFERENCES:
patent: 5313621 (1994-05-01), Chan
patent: 5590368 (1996-12-01), Heeb et al.
patent: 5625806 (1997-04-01), Kromer
patent: 5768560 (1998-06-01), Lieberman et al.
patent: 5778208 (1998-07-01), Eickemeyer et al.
patent: 5787488 (1998-07-01), Garde
patent: 5802360 (1998-09-01), Fernando
patent: 5815693 (1998-09-01), McDermott et al.
patent: 5926053 (1999-07-01), McDermott et al.

Affiliated with

Also associated with

Rating

Apparatus for pipelining sequential instructions in synchronism does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for pipelining sequential instructions in synchronism , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for pipelining sequential instructions in synchronism will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-226711