Apparatus for performing two's complement and unsigned multiply

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364760, G06F 752

Patent

active

058089276

ABSTRACT:
A parallel multiply accumulator that provides a two's complement and unsigned multiply has a accumulator structure that minimizes the local and global interconnect lengths so that the design readily scales with advanced complementary metal oxide semiconductor (CMOS) integrated circuit (IC) technologies. The multiplier accumulator is formed with a plurality of identical panels, four in the preferred embodiment. Each identical panel implements the unique compensation necessary to form a multiplication/accumulation. The improved panel design is intended to operate in multiple panel designs and achieves a significant performance improvement. The improved multiply accumulator panel compensation is utilized for both two's complement compensation and according to the position of the panel within the overall array structure. Netlist generators are used to compile the netlist for both the main panel and the full adder arrays to sum the panels. This allows rapid generation of multiple arrays suitable for use in single and double precision arithmetic as well as extended precision arithmetic.

REFERENCES:
patent: 3761699 (1973-09-01), Sather
patent: 4202039 (1980-05-01), Epenoy et al.
patent: 4545028 (1985-10-01), Ware
patent: 4575812 (1986-03-01), Kloker et al.
patent: 4616330 (1986-10-01), Betz
patent: 4752905 (1988-06-01), Nakagawa et al.
patent: 4843585 (1989-06-01), Williams
patent: 4868778 (1989-09-01), Disbrow
patent: 4876660 (1989-10-01), Owen et al.
patent: 5053987 (1991-10-01), Genusov et al.
patent: 5121352 (1992-06-01), Hesson
patent: 5265043 (1993-11-01), Naini et al.
IBM Technical Disclosure Bulletin, vol. 32, No. 2, Jul. 1989, by Gonzalea et al entitled Implicit Control of Operand Format in Multiplier, pp. 335-337.
IBM Technical Disclosure Bulletin, vol. 31, No. 5, Oct. 1988, by Bechade entitled Method for Using the Same Multiplier . . . Multiplication, pp. 308-310.
IBM Technical Disclosure Bulletin, vol. 9, No. 2, Jul. 1966, by Liu et al entitled "Multiplication Using 2's Complement Numbers", pp. 171-173.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Apparatus for performing two's complement and unsigned multiply does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for performing two's complement and unsigned multiply , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for performing two's complement and unsigned multiply will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-95476

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.