Boots – shoes – and leggings
Patent
1990-12-24
1992-09-22
Malzahn, David H.
Boots, shoes, and leggings
364757, G06F 752
Patent
active
051503212
ABSTRACT:
A serial binary multiplier receives a multiplicand and a multiplier, and produces a product. The multiplicand is received in a serial format beginning with a most significant bit and ending with a least significant bit. The multiplier is received in a parallel format, and the product is available in both serial and parallel formats. The multiplier consists of a multiples generator, an arithmetic unit, and a decoder. The multiples generator generates a multiple of the multiplicand for each bit of the multiplier that is equal to logic one. The multiples generator produces the multiples in a serial format beginning with a most significant bit and ending with a least significant bit. The arithmetic unit serially receives the multiples produced by the multiples generator, and produces the sum of the multiples. The sum is produced in the form of two serial binary numbers which compose an unsigned redundant binary number. The decoder receives the unsigned redundant binary number produced by the arithmetic unit. The decoder converts the unsigned redundant binary number into a conventional binary number which represents the product of the multiplicand and the multiplier. The product is available in a parallel format, and in a serial format beginning with a most significant bit and ending with a least significant bit.
REFERENCES:
patent: 3115574 (1963-12-01), Paul et al.
patent: 3515344 (1970-06-01), Goldschmidt et al.
patent: 3805045 (1974-04-01), Larsen
patent: 3840727 (1974-10-01), Amdahl et al.
patent: 4054788 (1977-10-01), Maitland et al.
patent: 4228518 (1980-10-01), Chamberlin
patent: 4228520 (1980-10-01), Letteney et al.
patent: 4538239 (1985-08-01), Magar
patent: 4638449 (1987-01-01), Frey
patent: 4839847 (1989-06-01), Laprade
patent: 4868777 (1989-09-01), Nishiyama et al
patent: 4901270 (1990-02-01), Galbi et al.
patent: 4994497 (1991-02-01), Martin et al.
patent: 5025408 (1991-06-01), Sherman
Algirdas Avizienis, Signed-Digit Numbe Representations for Fast Parallel Arithmetic, IRE Transactions on Electronic Computers, pp. 389-400, Sep. 1961.
Milos D. Ercegovac, On-Line Arithmetic: An Overview; SPIE vol. 495 Real Time Signal Processing VII, pp. 86-93, 1984.
Ercegovac an Lang, On-the-Fly Conversion of Redundant into Conventional Representations, IEEE Transactions on Computers vol. C-36, No. 7, pp. 895-897, Jul. 1987.
Mary J. Irwin, An Arithmetic Unit for On-Line Computation pp. IV-146 1990, UMI Dissertation Information Service, Ann Arbor, Mich.
Allied-Signal Inc.
Malvone Christopher N.
Malzahn David H.
Massung Howard G.
Walsh Robert A.
LandOfFree
Apparatus for performing serial binary multiplication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for performing serial binary multiplication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for performing serial binary multiplication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1074590