Boots – shoes – and leggings
Patent
1977-07-15
1978-12-19
Smith, Jerry
Boots, shoes, and leggings
364760, G06F 752
Patent
active
041308794
ABSTRACT:
A scientific processing unit includes apparatus for performing floating point multiplication operations with operands in binary coded form. The apparatus is constructed from standard multibit LSI microprocessor chips organized into a number of vertical slices. Each chip includes an arithmetic logic unit (ALU) and a random access memory (RAM). The ALU's are used to generate a predetermined number of submultiples of a mantissa portion of a floating point number which are stored in the chips memories. The submultiples are generated by multiplying the mantissa by predetermined factors which correspond to the values of multiplier digit positions selected during the multiplication operation.
The apparatus further includes selection circuits which provide for selection of the least significant bit positions from each of a number of groups of multiplier digits during the multiplication operation. The least significant bit positions selected are used to read out the entire submultiple from the chip memories which thereafter are summed to produce a final product.
REFERENCES:
patent: 3372269 (1968-03-01), MacSorley et al.
patent: 3730425 (1973-05-01), Kindell et al.
patent: 3871578 (1975-03-01), Van de Goor et al.
patent: 4041292 (1977-08-01), Kindell
Driscoll Faith F.
Honeywell Information Systems Inc.
Prasinos Nicholas
Reiling Ronald T.
Smith Jerry
LandOfFree
Apparatus for performing floating point arithmetic operations us does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for performing floating point arithmetic operations us, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for performing floating point arithmetic operations us will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2376410