Electrical computers and digital processing systems: processing – Architecture based instruction processing
Reexamination Certificate
2005-05-10
2005-05-10
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Architecture based instruction processing
Reexamination Certificate
active
06892292
ABSTRACT:
Code compression is known as an effective technique to reduce instruction memory size on an embedded system. However, code compression can also be very effective in increasing the processor-to-memory bandwidth and hence provide increased system performance. A code decompression engine having plurality of dictionary tables, coupled with decoding circuitry and appropriate control circuitry, is coupled between the processor core and the instruction cache. The code decompression engine provides one-cycle decompression of compressed instructions that are intermixed with uncompressed instructions, thereby increasing processor-to-memory bandwidth and avoiding processor stalls.
REFERENCES:
patent: 5455576 (1995-10-01), Clark et al.
patent: 5534861 (1996-07-01), Chang et al.
patent: 5654806 (1997-08-01), Truong
patent: 5872530 (1999-02-01), Domyo et al.
patent: 5883975 (1999-03-01), Narita et al.
patent: 5894300 (1999-04-01), Takizawa
patent: 6049862 (2000-04-01), Bauer et al.
patent: 6466144 (2002-10-01), Cooper
patent: 6549995 (2003-04-01), Schulz et al.
patent: 6633969 (2003-10-01), Lin
patent: 6657569 (2003-12-01), Barnett
patent: 6763031 (2004-07-01), Gibson et al.
patent: 6765509 (2004-07-01), Jones et al.
C. Lefurgy, E. Piccininni and T. Mudge,Reducing Code Size with Run-time Decompression,Proc. of the International Symposium of High-Performance Computer Architecture (Jan. 2000).
Wolfe and A. Chanin,Executing Compressed Programs on an Embedded RISC Architecture,Proc. of the International Symposium on Microarchitecture, pp. 81-91 (Dec. 1992).
L. Benini, A. Maci, E, Macu and M. Poncino,Selective Instruction Compression for Memory Energy Reduction in Embedded Systems,IEEE/ACM Proc. of International Symposium on Low Power Electronics and Design (ISLPED '99), pp. 206-211 (1999).
S.Y. Liao, S. Devadas and K. Keutzer,Code Density Optimization for Embedded DSP Processors Using Data Compression Techniques,Proceedings of the Chapel Hill Conference on Advanced Research in VLSI, pp. 393-399 (1995).
T. Okuma, H. Tomiyama, A. Inoue, E. Fajar and H. Yasuura,Instruction Encoding Techniques for Area Minimization of Instruction ROM,International Symposium on System Synthesis, pp. 125-130 (Dec. 1998).
Y. Yoshida, B.-Y. Song, H. Okuhata and T. Onoye,An Object Code Compression Approach to Embedded Processors,Proc. of the International Symposium on Low Power Electronics and Design (ISLPED), ACM: 265-268 (Aug. 1997).
Henkel Joerg
Jakkula Venkata
Lekatsas Haris
Coleman Eric
NEC Corporation
LandOfFree
Apparatus for one-cycle decompression of compressed data and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for one-cycle decompression of compressed data and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for one-cycle decompression of compressed data and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3442512