Excavating
Patent
1986-08-21
1988-12-20
Atkinson, Charles E.
Excavating
371 9, G06F 1120
Patent
active
047929553
ABSTRACT:
An error-checking system in which two substantially identical modules are checked by comparing the outputs (43, 63) from the chip logic (41, 61) on each modules with each other. One module is designated a master and the other module is designated a checker. The compare logic (46 or 66) is functional only when the module that it is on is designated as the checker. A control bit designates a module as either a master or a checker. A second control bit indicates when in a first state, that a module designated as a master drives the bus, and when in a second state that a module designated as a master and a module designated as a checker alternately drive the bus. Circuitry distinguishes a warm initialization from a cold initialization. A bit in a register causes a module designated as a master to become a checker upon every alternate warm initialization, so that the module alternates between being a master and a checker only each time a warm initialization occurs.
REFERENCES:
patent: 3303474 (1967-02-01), Moore et al.
patent: 4012717 (1977-03-01), Censier et al.
patent: 4412280 (1983-10-01), Murphy et al.
patent: 4412281 (1983-10-01), Works
patent: 4634110 (1987-01-01), Julich et al.
Johnson David B.
Kenoyer Stanley
Myers Mark S.
Nilsson Sven
Atkinson Charles E.
Intel Corporation
Lamb Owen L.
LandOfFree
Apparatus for on-line checking and reconfiguration of integrated does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for on-line checking and reconfiguration of integrated, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for on-line checking and reconfiguration of integrated will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1913623