Boots – shoes – and leggings
Patent
1991-05-10
1993-09-14
Nguyen, Long T.
Boots, shoes, and leggings
364760, 364745, 364735, G06F 752, G06F 738, G06F 1532
Patent
active
052455645
ABSTRACT:
In an apparatus and method for computing inverses and square roots a highly accurate initial approximation is computed using a second order polynomial equation, the coefficients of which are stored in a ROM. The most significant bits of an operand are used to address a ROM to select coefficients, providing different coefficients for different operand ranges. The remaining lesser significant operand bits are used in the computation; the coefficient values already account for the bits used to address them. The result is in single precision accuracy. For double precision, the polynomial results are used as the first approximation for a Newton-Raphson iteration. The multiplier has a split array mode to speed up the calculation of the polynomial, whereby two lesser precision values can be computed at once. The size of the coefficients is tailored to produce the proper precision result for each of the elements of Ax.sup.2 +Bx+C. Separate values for the coefficients A, B, and C must be stored for the 1/x approximation and for the 1/.sqroot.x approximation. Also to speed up the multiplier, the multiplier can accept one operand in carry/save format, by providing Booth recoder logic which can accept operands in a normal binary or in a carry/save format. Also employed is a rounding technique which provides IEEE exact rounding by an operation that includes only one multiplication.
REFERENCES:
patent: 4567568 (1986-01-01), Inagawa et al.
patent: 4809212 (1989-02-01), New et al.
patent: 4817029 (1989-03-01), Finegold
patent: 4825401 (1989-04-01), Ikumi
patent: 4866652 (1989-09-01), Chu et al.
patent: 4876660 (1989-10-01), Owen et al.
patent: 4910701 (1990-03-01), Gibbons et al.
patent: 5047973 (1991-09-01), Steiss et al.
patent: 5065352 (1991-11-01), Nakano
D. Steiss et al., "A 65MHz Floating-Point Coprocessor . . . ", IEEE, 1991, pp. 94 and 95.
"IEEE Standard for Binary Floating-Point Arithmetic", IEEE, 1985, pp. 7-18.
Article entitled "Performing Floating Point Division . . . ", Weitek Corporation.
S. Waser et al., "Introduction to Arithmetic for Digital . . . ", CBS College Publishing, New York, 1982, pp. 196-199.
Hennessy & Patterson, "Computer Architecture", Morgan Kaufmann Publishers Inc., 1990, pp. A-23 to A-26 & A-63 to A-66.
Hu Larry
Prabhu Jnyaneshwar P.
Quek S. M.
Ware Frederick A.
Nguyen Long T.
Weitek Corporation
LandOfFree
Apparatus for multiplying operands does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for multiplying operands, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for multiplying operands will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2033158