Thermal measuring and testing – Temperature measurement – Combined with diverse art device
Patent
1997-07-21
1999-08-03
Fulton, Christopher W.
Thermal measuring and testing
Temperature measurement
Combined with diverse art device
374166, 374 15, G01K 114, G01K 700, G01K 701
Patent
active
059315806
ABSTRACT:
The junction temperature of a die inside an electronic component is empirically determined by use of a board simulator that simulates a target board on which the electronic component is to be operated. The board simulator includes a thermoelectric cooler used to electrically control the board simulator's thermal resistivity. The board simulator's thermal resistivity is determined in a first calibration step by measuring the difference in temperatures between two thermocouples mounted on two sides of the board simulator. Then, the board simulator is attached to a test component that includes a heating element and a temperature sensor. In a second calibration step, for a known thermal power generated by the heating element, the junction temperature of the test component is measured for different values of thermal resistivity of the board simulator. Next in a measurement step, the user determines the thermal resistivity of the target board. Then the user uses the measured resistivity to look up the junction temperature of the test component from the calibration measurements, which is the estimated junction temperature of the electronic component. The board simulator includes a heat sink, a peltier device coupled to the heat sink and an optional coupon coupled to the peltier device. The coupon can be formed of the same material as the target board, or of a different material of a known thermal conductivity.
REFERENCES:
"Method 1012.1 Thermal Characteristics", MIL-STD-883C, Nov. 4, 1980, (Revised Aug. 15, 1984), 7 pgs.
Example of DELPHI Process: A Plastic Quad Flat Pack (PQFP), DELPHI--Development of Libraries of Physical Models for an Integrated Design Environment, 1995, 1 pg.
"Thermal Characterication of Electronic Packages--Standardization Activities Status", Frank F. Oettinger, National Institute of Standards and Technology, EIA JEDEC JC-15 Committee on Electrical and Thermal Characterization of Semiconductor Packages and Interconnects, Sep. 26, 1991.
"EIA/JESD51-2 Integrated Circuits Thermal Test Method Environmental Conditions--Natural Convection (Still Air)", Electronics Industries Association, Dec. 19, 1995.
"EIA/JESD51-1 Integrated Circuit Thermal Measurement Method--Electrical Test Method (Single Semiconductor Device)", Electronics Industries Association, Dec. 19, 1995.
"EIA/JESD51 Methodology for the Thermal Measurement of Component Packages (Single Semiconductor Device)", Electronics Industries Association, Dec. 19, 1995.
"Fast Measurement of the Peak Junction Temperature of Power Transistors Using Electrical Method", Lu, C.Z., et al., Feb., 12-14, 1991; 1991 Proc. 7th Annual IEEE Semiconductor Thermal Measurement and Management Symp., pp. 39-43.
"Experimental Thermal Characterization of VLSI Packages", Shope, D.A., et al., Feb. 10-12, 1988; 4th Annual IEEE Semiconductor Thermal and Temperature Measurement Symposium, pp. 19-24.
"Thermal Studies of a Plastic Dual-in-Line Package", Mithcell, C., et al., Dec. 1979; IEEE Transactions on Components, Hybrids, and Manufacturing Technology, pp. 500-511.
Fulton Christopher W.
Integrated Device Technology Inc.
LandOfFree
Apparatus for measuring junction temperature does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for measuring junction temperature, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for measuring junction temperature will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-842928