Electricity: measuring and testing – Impedance – admittance or other quantities representative of... – Lumped type parameters
Reexamination Certificate
2001-08-21
2004-06-15
Le, N. (Department: 2858)
Electricity: measuring and testing
Impedance, admittance or other quantities representative of...
Lumped type parameters
C324S765010, C324S670000, C324S760020, C713S300000, C713S324000
Reexamination Certificate
active
06750664
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to managing integrated circuits, and for example, managing integrated circuits in response to a thermal reading of a location on the integrated circuit.
BACKGROUND OF THE DISCLOSURE
Certain semiconductor devices that generate a significant amount of heat use a heatsink in order to dissipate excess heat. Solder is generally used to connect the semiconductor substrate to the heat sink. It is not uncommon to have voids in the solder between the semiconductor substrate and the heatsink. If these voids are located under portions of the semiconductor substrate which generate significant amounts of heat, the reliability of the semiconductor device may be significantly impacted. Having a void between the semiconductor die and the heatsink will significantly increase the thermal resistance between the semiconductor die and the heatsink at the location of the void. As a result of the increased thermal resistance, the temperature at that location of the semiconductor die will be much higher than if a void had not been present. The higher localised temperatures on the semiconductor die may produce failures in the semiconductor die during normal operation in a system. In addition to the voids that may be present in the solder connecting the semiconductor die and the heatsink, the heatsink may be physically connected to a printed circuit board by way of a second layer of solder. This second layer of solder may also have voids which increase the thermal resistance between the semiconductor die and the printed circuit board at the location of the void. As a result of the increased thermal resistance, the temperature at that location of the semiconductor die will be much higher than if a void in the second layer of solder had not been present. The higher localised temperatures on the semiconductor die may produce failures in the semiconductor die during normal operation in a system. Thus, a void in the solder layer between the semiconductor die and the heatsink or the solder layer between the heatsink and the printed circuit board will result in an increased temperature at the corresponding location on the semiconductor die. It would be very helpful to be able determine if there are solder voids present that seriously impact the reliability of the semiconductor die.
REFERENCES:
patent: 3868508 (1975-02-01), Lloyd
patent: 5201841 (1993-04-01), Lebeau et al.
patent: 5237481 (1993-08-01), Soo et al.
patent: 5477076 (1995-12-01), Gay et al.
patent: 5829879 (1998-11-01), Sanchez et al.
patent: 6415858 (2002-07-01), Getchel et al.
patent: WO 98/34101 (1998-08-01), None
patent: WO 00/40985 (2000-07-01), None
EP 00402329 European Search Report, 3 pgs Mar. 22, 2001.
Kallis, “Nondestructive Infrared Inspection of Hybrid Microcircuit Substrate-to-Packge Thermal Adhesive Bonds,” IEEE Transactions on Components, Hybrids, and Manufacturing Technology, vol. CHMT-4, No. 3, Sep. 1981, 4 pp.
Lance Philippe
Meunier Philippe
Freescale Semiconductor Inc.
King Robert L.
Lair Donald M
Le N.
LandOfFree
Apparatus for managing an intergrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for managing an intergrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for managing an intergrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3324021