Apparatus for maintaining coherency of cache memory data

Details Apparatus for maintaining coherency of cache memory data Apparatus for maintaining coherency of cache memory data

1994-10-14

1997-04-22

Treat, William M.

395473, G06F 1200

Patent

active

056236298

ABSTRACT:
A data processor for maintaining coherency of data in a cache memory. The processor includes two memory-data-coherency maintaining devices and an operation mode changing device for changing a combination of operation modes of the maintaining devices, thereby enabling one kind of data processor to be adaptable to a plurality of different system structures and optimum memory-data-coherency to be maintained.

REFERENCES:
patent: 4802085 (1989-01-01), Levy et al.
patent: 5067078 (1991-11-01), Talgam et al.
patent: 5072369 (1991-12-01), Theus et al.
patent: 5136691 (1992-08-01), Baror
patent: 5136700 (1992-08-01), Thacker
patent: 5150469 (1992-09-01), Jouppi
patent: 5195089 (1993-03-01), Sindhu et al.
patent: 5214767 (1993-05-01), Wanner et al.
High Performance 32-Bit Cache Controller, Intel Corporation Oct., 1987, pp. 5-11.
MC68040: 32-Bit Microprocessor User's Manual, Motorola Inc., 1989, pp. 7-1 through 7-19.
I-486 Microprocessor, Intel Corp., pp. 2-9 and 78-83 and 88-89 and 116-119, 1991 but orginally published in 1989.

Affiliated with

Also associated with

Rating

Apparatus for maintaining coherency of cache memory data does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for maintaining coherency of cache memory data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for maintaining coherency of cache memory data will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-349152