Boots – shoes – and leggings
Patent
1996-04-08
1998-03-24
Barry, Lance Leonard
Boots, shoes, and leggings
395288, 36424292, 3642402, 3642384, G06F 1336
Patent
active
057322260
ABSTRACT:
A link system controller is interposed between a PCI bus and the data bus and memory data bus of a personal computer system to normally allow transfer of write information from the PCI bus to DRAM memories on the memory data bus. Whenever a request is made for the transfer of data to the CPU data bus, a CPU bus interface controller requests release of the system from the DRAM controller. The DRAM controller then grants permission or releases control to the CPU bus interface whenever the DRAM controller is not writing data out to the DRAM data bus. When this release is effected, the transfer of write data to the memory data bus is prevented and transfer of data to the CPU data bus is enabled. This prevents simultaneous switching of the devices on both the CPU data bus and the memory data bus, to reduce the generation of noise; so that the operation of the IC system device is not impaired.
REFERENCES:
patent: 4535330 (1985-08-01), Carey et al.
patent: 4543629 (1985-09-01), Carey et al.
patent: 4937733 (1990-06-01), Gillett, Jr. et al.
patent: 4980854 (1990-12-01), Donaldson et al.
patent: 5068781 (1991-11-01), Gillett, Jr. et al.
patent: 5187779 (1993-02-01), Jeddeloh et al.
patent: 5392404 (1995-02-01), Thompson
patent: 5444855 (1995-08-01), Thompson
patent: 5598542 (1997-01-01), Leung
Fall Brian Neil
Pesavento Rodney James
Steele James Crawford
Wszolek Philip
Barry Lance Leonard
Ptak LaValle D.
VLSI Technology Inc.
LandOfFree
Apparatus for granting either a CPU data bus or a memory data bu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for granting either a CPU data bus or a memory data bu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for granting either a CPU data bus or a memory data bu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2297068