Apparatus for generating multiple phase clock signals and phase

Details Apparatus for generating multiple phase clock signals and phase Apparatus for generating multiple phase clock signals and phase

1990-06-29

1992-06-09

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307511, 307606, 328133, 328155, H03K 5159

Patent

active

051209900

ABSTRACT:
A phase detector circuit is provided for correction of operation of a synchronous delay line clock generator. The phase detector includes multiple edge detectors. The multiple edge detectors provide an override of any corrective action by the rest of the phase detector to the synchronous delay line output, notwithstanding presence or absence of any phase error of less than 360.degree., if the phase position of the delay line output signal is off by an integral multiple of 360.degree.. Multiple taps from daisy-chained or series-connected delay line elements are provided to the multiple edge detectors. The multiple edge detectors compare the edge produced by each such tap against (in the first instance) one division of divided clock signal or (for each subsequent tap) the result of the previous such comparison. In each such case, the comparison is accomplished by a not R, not S flip-flop receiving the signals to be compared. Although only two delay line elements need to be so tapped, tapping three or more such delay line elements ensures greater accuracy over a higher odd integral multiple of the clock signal. Also, even (as opposed to odd) integral multiples of the period of the clock signal are addressed by the part of the phase detector not including the edge detectors, since the phase detector receives only one of the divided clock signals. Faster correction of phase and frequency errors can be accomplished with an additional such phase detector that would be connected to the other division of the divided clock signal. This additional such phase detector would also include multiple edge detectors together receiving multiple taps from the delay line.

REFERENCES:
patent: 3870962 (1975-03-01), D'Errico
patent: 3883687 (1975-05-01), Stenstrom
patent: 4484142 (1984-11-01), Rub et al.
patent: 4506231 (1985-03-01), Green, Jr. et al.
patent: 4700084 (1987-10-01), Honaker, Jr.
patent: 4760280 (1988-07-01), Schwefel et al.
patent: 4797572 (1989-01-01), Metz
patent: 4827157 (1989-05-01), Machida et al.
patent: 4855615 (1989-08-01), Humpleman
patent: 4868430 (1989-09-01), Stewart
patent: 4873491 (1989-10-01), Wilkens
patent: 4922141 (1990-05-01), Lofgren et al.
patent: 4975660 (1990-12-01), Svenson
Bazes, M., "A novel Precision MOS Synchronous Delay Line" in IEEE Journal of Solid-State Circuits, vol. SC-20, No. 6, Dec. 1985, pp. 1265-1271.
Johnson, M. G. and Hudson, E. L., "A Variable Delay Line PLL for CPU-Coprocessor Synchronization" in IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1218-1223.

Affiliated with

Also associated with

Rating

Apparatus for generating multiple phase clock signals and phase does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for generating multiple phase clock signals and phase , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for generating multiple phase clock signals and phase will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1806678