Apparatus for generating bus clock signals with a 1/N characteri

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327144, 327293, 327295, H03K 104

Patent

active

061148873

ABSTRACT:
A 2/N mode clock generator that generates bus clock signals through the use of bus clock enable signals selecting bus clock pulses that are in phase and out of phase with a core clock signal. The clock generator maintains synchronization between the bus clock signal and the core clock signal so that they are always in a predetermined phase relationship.

REFERENCES:
patent: 3623017 (1971-11-01), Lowell et al.
patent: 3715729 (1973-02-01), Mercy
patent: 3895311 (1975-07-01), Basse et al.
patent: 3919695 (1975-11-01), Gooding
patent: 3931585 (1976-01-01), Barker et al.
patent: 3936762 (1976-02-01), Cox, Jr. et al.
patent: 4077016 (1978-02-01), Sanders et al.
patent: 4095267 (1978-06-01), Morimoto
patent: 4143418 (1979-03-01), Hodge et al.
patent: 4145761 (1979-03-01), Gunter et al.
patent: 4203153 (1980-05-01), Boyd
patent: 4264863 (1981-04-01), Kojima
patent: 4293927 (1981-10-01), Hoshii
patent: 4300019 (1981-11-01), Toyomaki
patent: 4365290 (1982-12-01), Nelms et al.
patent: 4405898 (1983-09-01), Flemming
patent: 4419756 (1983-12-01), Cheng-Quispe et al.
patent: 4438490 (1984-03-01), Wilder, Jr.
patent: 4479191 (1984-10-01), Nojima et al.
patent: 4615005 (1986-09-01), Maejima et al.
patent: 4639864 (1987-01-01), Katzman et al.
patent: 4667289 (1987-05-01), Yoshida et al.
patent: 4669099 (1987-05-01), Zinn
patent: 4694393 (1987-09-01), Hirano et al.
patent: 4698748 (1987-10-01), Juzswik et al.
patent: 4758945 (1988-07-01), Remedi
patent: 4766567 (1988-08-01), Kato
patent: 4779093 (1988-10-01), Watkins
patent: 4780836 (1988-10-01), Miyazaki et al.
patent: 4780843 (1988-10-01), Tietjen
patent: 4814591 (1989-03-01), Nara et al.
patent: 4823292 (1989-04-01), Hillion
patent: 4841440 (1989-06-01), Yonezu et al.
patent: 4873703 (1989-10-01), Crandall et al.
patent: 4881165 (1989-11-01), Sager et al.
patent: 4881205 (1989-11-01), Aihara
patent: 4881364 (1989-11-01), Grenzebach
patent: 4896260 (1990-01-01), Hyatt
patent: 4907183 (1990-03-01), Tanaka
patent: 4922450 (1990-05-01), Rose et al.
patent: 4931748 (1990-06-01), McDermott et al.
patent: 4935863 (1990-06-01), Calvas et al.
patent: 4967895 (1990-11-01), Speas
patent: 4979097 (1990-12-01), Triolo et al.
patent: 4979190 (1990-12-01), Sager et al.
patent: 4980836 (1990-12-01), Carter et al.
patent: 4991129 (1991-02-01), Swartz
patent: 5003537 (1991-03-01), Sager
patent: 5018170 (1991-05-01), Wilson
patent: 5021679 (1991-06-01), Fairbanks et al.
patent: 5025387 (1991-06-01), Frane
patent: 5041962 (1991-08-01), Lunsford
patent: 5058203 (1991-10-01), Inagami
patent: 5059924 (1991-10-01), JenningsCheck
patent: 5077686 (1991-12-01), Rubinstein
patent: 5083266 (1992-01-01), Watanabe
patent: 5103114 (1992-04-01), Fitch
patent: 5117443 (1992-05-01), Shires
patent: 5123107 (1992-06-01), Mensch, Jr.
patent: 5125088 (1992-06-01), Culley
patent: 5129091 (1992-07-01), Yorimoto et al.
patent: 5133064 (1992-07-01), Hotta et al.
patent: 5151992 (1992-09-01), Nagae
patent: 5167024 (1992-11-01), Smith et al.
patent: 5175845 (1992-12-01), Little
patent: 5175853 (1992-12-01), Kardach et al.
patent: 5191657 (1993-03-01), Ludwig et al.
patent: 5210858 (1993-05-01), Jensen et al.
patent: 5220672 (1993-06-01), Nakao et al.
patent: 5235698 (1993-08-01), Lan
patent: 5239631 (1993-08-01), Boury et al.
patent: 5239652 (1993-08-01), Seibert et al.
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5249298 (1993-09-01), Bolan et al.
patent: 5251320 (1993-10-01), Kuzawinski et al.
patent: 5256912 (1993-10-01), Rios
patent: 5256994 (1993-10-01), Langendorf
patent: 5263172 (1993-11-01), Olnowich
patent: 5267273 (1993-11-01), Dartois et al.
patent: 5276824 (1994-01-01), Skruhak et al.
patent: 5287384 (1994-02-01), Avery et al.
patent: 5305452 (1994-04-01), Khan et al.
patent: 5319771 (1994-06-01), Takeda
patent: 5319772 (1994-06-01), Hwang
patent: 5335253 (1994-08-01), Oliver et al.
patent: 5336939 (1994-08-01), Eitrheim et al.
patent: 5345109 (1994-09-01), Mehta
patent: 5347559 (1994-09-01), Hawkins et al.
patent: 5349544 (1994-09-01), Wright et al.
patent: 5355502 (1994-10-01), Schowe et al.
patent: 5355562 (1994-10-01), Matoba et al.
patent: 5359232 (1994-10-01), Eitrheim et al.
patent: 5359630 (1994-10-01), Wade et al.
patent: 5371880 (1994-12-01), Bhattacharya
patent: 5381542 (1995-01-01), Carlson
patent: 5388249 (1995-02-01), Hotta et al.
patent: 5388250 (1995-02-01), Lewis et al.
patent: 5392422 (1995-02-01), Hoel et al.
patent: 5392437 (1995-02-01), Matter et al.
patent: 5408641 (1995-04-01), Gagliardo et al.
patent: 5426755 (1995-06-01), Yokouchi et al.
patent: 5630107 (1997-05-01), Carmean et al.
patent: 5638010 (1997-06-01), Adams
patent: 5654988 (1997-08-01), Heyward et al.
Intel, "Automotive Components Handbook", 1987, pp. 4 total.
Motorola MC6802032-Bit Microprocessor User's Manual, 3rd Edition, 1990, pp. 1-2. (labelled "R1" on cover page).
Cates, et al., "The VL86C020 RISC with on -Board Cache", Wescon '89 Conference Record, Nov. 14-15, 1989, pp. 251-254.
IBM Technical Disclosure Bulletin, vol. 33, No. 6B, "Multiple Phrase Clock Generation from a Single Oscillator", Nov. 1990, pp. 322-325.
Ron Wilson, "MIPS Rethinks RISC with Superpipelning. (MIPS Computer's R4000 Superpipeline Architecture)", Computer Design, vol. v30, Issue n3, Feb. 1, 1991, p. 5 pages total.
Michael Slater, "MIPS Previews 64-Bit R4000 Architecture. (MIPS Computer Systems)", Microprocessor Report, vol. v5, Issue n2, Feb. 6, 1991, p. 8.
Popescu et al., "The Metaflow Architecture", Jun. 1991, pp. 10-13 & 63-73.
Brian Case, "R4000 Microprocessor Architecture; Includes Related Article on 64-Bit Software Support", Microprocessor Report, vol. v5, Issue n19, Oct. 16, 1991, pp. 5 total.
Burke et al., "IBM Shows Tablet PC, Compact Desktop", PC Week, Nov. 23, 1992, vol. 9 No. 47, p. 2 total.
Kurpanek et al., "PA7200: A PA-RISC Processor with Integrated High Performance MP Bus Interface", Hewlett-Packard Company, IEEE 1994, pp. 375-382.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Apparatus for generating bus clock signals with a 1/N characteri does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for generating bus clock signals with a 1/N characteri, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for generating bus clock signals with a 1/N characteri will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2216030

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.