Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Patent
1997-06-25
1999-11-16
An, Meng-Ai T.
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
712 23, 712 24, 712 25, 712205, 712214, 712215, 712231, 712233, G06F 900
Patent
active
059875941
ABSTRACT:
A processor that executes coded instructions using an instruction scheduling unit receiving the coded instructions and issuing an instruction for execution. A replay signaling device generates a signal indicating when the instruction failed to execute properly within a predetermined time. A replay device within the instruction scheduling unit responsive to the signaling device then reissues the instruction for execution.
REFERENCES:
patent: 4970641 (1990-11-01), Hester et al.
patent: 5333280 (1994-07-01), Ishikawa et al.
patent: 5367650 (1994-11-01), Sharangpani et al.
patent: 5442757 (1995-08-01), McFarland et al.
patent: 5560032 (1996-09-01), Nguyen et al.
patent: 5603047 (1997-02-01), Caulk et al.
patent: 5655096 (1997-08-01), Branigin
Smith, Alan Jay; "Cache Memories," Computing Surveys, vol. 14, No. 3, Sep. 1982, pp. 473-530.
Hetherington Ricky C.
Panwar Ramesh
An Meng-Ai T.
Langley Stuart T.
Nguyen Dzung C.
Sirr Francis A.
Sun Microsystems Inc.
LandOfFree
Apparatus for executing coded dependent instructions having vari does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for executing coded dependent instructions having vari, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for executing coded dependent instructions having vari will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1338568