Boots – shoes – and leggings
Patent
1990-09-21
1994-03-08
Lee, Thomas C.
Boots, shoes, and leggings
36423223, 3642624, 364263, 3642631, 364DIG1, G06F 928
Patent
active
052934993
ABSTRACT:
A processor for a SPARC based RISC computer including a central processing unit including a register file having a pair of read ports and a write port, an instruction register for holding an instruction including addresses of registers to be read and written to, a multiplexor, and apparatus for controlling the multiplexor to transfer the address from a write position of the instruction register to the register file such that the information stored in the addressed register is transferred out of the register file through one of the read ports on the clock cycle following a store instruction.
REFERENCES:
patent: 3949379 (1976-04-01), Ball
patent: 4402042 (1983-08-01), Guttag
patent: 4476525 (1984-10-01), Ishii
patent: 4639886 (1987-01-01), Hashimoto et al.
patent: 4656578 (1987-04-01), Chilinski et al.
patent: 4685058 (1987-08-01), Lee et al.
patent: 4734852 (1988-03-01), Johnson et al.
patent: 4766566 (1988-08-01), Chuang
patent: 5041968 (1991-08-01), Yamaguchi
patent: 5088035 (1992-02-01), Gardei et al.
patent: 5136696 (1992-08-01), Beckwith et al.
patent: 5185870 (1993-02-01), Lenoski
patent: 5193158 (1993-03-01), Kinney et al.
Lee Thomas C.
Sun Microsystems Inc.
Von Buhr Maria N.
LandOfFree
Apparatus for executing a RISC store and RI instruction pair in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for executing a RISC store and RI instruction pair in , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for executing a RISC store and RI instruction pair in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-160795