Pulse or digital communications – Synchronizers – Synchronizing the sampling time of digital data
Reexamination Certificate
2011-06-28
2011-06-28
Ha, Dac V (Department: 2611)
Pulse or digital communications
Synchronizers
Synchronizing the sampling time of digital data
C375S362000, C375S375000, C370S517000, C327S161000, C327S162000, C714S731000, C714S744000
Reexamination Certificate
active
07970089
ABSTRACT:
An apparatus that reduces sampling errors for data communicated between devices uses phase information acquired from a timing reference signal such as a strobe signal to align a data-sampling signal for sampling a data signal that was sent along with the timing reference signal. The data-sampling signal may be provided by adjustably delaying a clock signal according to the phase information acquired from the strobe signal. The data-sampling signal may also have an improved waveform compared to the timing reference signal, including a fifty percent duty cycle and sharp transitions. The phase information acquired from the timing reference signal may also be used for other purposes, such as aligning received data with a local clock domain, or transmitting data so that it arrives at a remote device in synchronism with a reference clock signal at the remote device.
REFERENCES:
patent: 4663735 (1987-05-01), Novak et al.
patent: 5485490 (1996-01-01), Leung
patent: 5642386 (1997-06-01), Rocco, Jr.
patent: 5646968 (1997-07-01), Kovacs
patent: 5838749 (1998-11-01), Casper
patent: 5844436 (1998-12-01), Altmann
patent: 5870549 (1999-02-01), Bobo, II
patent: 5870594 (1999-02-01), Doi et al.
patent: 5910740 (1999-06-01), Underwood
patent: 5948083 (1999-09-01), Gervasi
patent: 5977821 (1999-11-01), Shibata
patent: 5990968 (1999-11-01), Naka
patent: 6085345 (2000-07-01), Taylor
patent: 6100733 (2000-08-01), Dortu
patent: 6111446 (2000-08-01), Keeth
patent: 6114879 (2000-09-01), Popplewell et al.
patent: 6125157 (2000-09-01), Donnelly
patent: 6166572 (2000-12-01), Yamaoka
patent: 6172937 (2001-01-01), Ilkbahar
patent: 6178212 (2001-01-01), Akashi
patent: 6201423 (2001-03-01), Taguchi
patent: 6396888 (2002-05-01), Notani
patent: 6444644 (2002-09-01), Bruckdorfer
patent: 6470405 (2002-10-01), Hampel
patent: 6542976 (2003-04-01), Hampel
patent: 6570944 (2003-05-01), Best
patent: 6591353 (2003-07-01), Ware
patent: 6775345 (2004-08-01), Song
patent: 6836503 (2004-12-01), Best
patent: 7349269 (2008-03-01), Schaefer
patent: 7349510 (2008-03-01), Best
patent: 2001/0047450 (2001-11-01), Gillingham et al.
patent: 2001-306176 (2001-02-01), None
patent: 9837656 (1998-08-01), None
Extended European Search Report dated Jun. 29, 2010 for application No. EP 10 15 6597. 7 pages: first page titled Communication; second pate titled European Search Report; third page Annex to the European Search Report on European Patent on European Patent Application No. EP 10 15 6597; pp. 4-7 No. 1-4 of cf Form 1507.
Nakase, Yasunobu, et al., “Source-Synchronization and Timing Vernier Techniques for 1.2 GB/s SLDRAM Interface,” IEEE Journal of Solid-State Circuits, vol. 34, No. 4, Apr. 1999, pp. 494-501.
Paris et al., “WP 24.3: A 800 MB/s 72 Mb SLDRAM with Digitally-Calibrated DLL,” ISSCC, 0-7803-5129-0/99, 10 pages. Slide Supplement, IEEE, 1999.
Gillingham, Peter and Vogley, Bill, “SLDRAM: High Performance Open-Standard Memory,” IEEE Micro, Nov./Dec. 1997, pp. 29-39, vol. 17, No. 6, Institute of Electrical and Electronics Engineers, Inc., Los Alamitos, California.
JEDEC Solid State Technology Association—JEDEC Standard, “Double Data Rate (DDR) SDRAM Specification”, JESD79. Jun. 2000. 3 cover pages, p. i, and pp. 1-80.
S.Takase and N. Kushiyama, 1999 ISSCC Slide Supplement article entitled “Outline,” copyright IEEE, pp. 348-349 and 506-507, 1999.
Cahners EDN Access article entitled, “DDR-SDRAM, High-Speed, Source Synchronous Interfaces Create Design Challenges,” Sep. 2, 1999, printed Feb. 11, 2001.
Muljono, Harry et al., Intel Corporation article entitled “High Speed, High Bandwith External Cache Bus with a Center-Tapped-Termination Scheme”, pp. 1-7, 2000.
Ryan, Kevin, “DDR SDRAM Functionality and Controller Read Data Capture,” Micron Technology, Inc. DesignLine, 1999, pp. 1-24, vol. 8, Issue 3. (24 pages).
MicroNews article entitled “A 1.6-GBps 1Gb Double Data Rate Synchronous DRAM”, Third Quarter 1999, vol. 5, No. 3, printed Feb. 24, 2001.
Park et al., IEEE article entitled “SP 22.5: A 833Mb/s 2.5V 4Mb Double Data Rate SRAM”, pp. 22.5-1 to 22.5-9, copyright 1998.
Best Scott C.
Lambrecht Frank
Roberts David B.
Warmke Richard E.
Behiel Arthur J.
Ha Dac V
Rambus Inc.
Silicon Edge Law Group LLP
LandOfFree
Apparatus for data recovery in a synchronous chip-to-chip... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for data recovery in a synchronous chip-to-chip..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for data recovery in a synchronous chip-to-chip... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2690827