Apparatus for concurrent multiple instruction decode in variable

Details Apparatus for concurrent multiple instruction decode in variable Apparatus for concurrent multiple instruction decode in variable

1992-04-09

1994-12-06

Lall, Parshotam S.

Boots, shoes, and leggings

364DIG1, G06F 932

Patent

active

053718640

ABSTRACT:
A data processing apparatus for simultaneously reading out groups of two or more contiguous, variable length instructions from memory, and for decoding the group of variable length instructions in parallel. The data processing apparatus has a memory containing at least first, second, and third contiguous instructions, and at least first, second, and third read ports for receiving starting addresses and for reading out the instructions from the memory. A next instruction pointer supplies the starting address of the first instruction to the first read port, receives the first instruction, decodes the length of the first instruction, determines the starting address of the second instruction, supplies the starting address of the second instruction to the first read port, receives the second instruction, decodes the length of the second instruction, and determines the starting address of the third instruction. All of these operations are performed in one cycle time. An instruction pointer queue receives and stores the starting addresses of at least the second and third instructions, and supplies the starting addresses to the second and third read ports for simultaneously reading out the second and third instructions from the memory. First and second instruction decoders receive and simultaneously decode the second and third instructions.

REFERENCES:
patent: 4131941 (1978-12-01), Siegel et al.
patent: 4189768 (1980-02-01), Liptay et al.
patent: 4236206 (1980-11-01), Strecker et al.
patent: 4241397 (1980-12-01), Strecker et al.
patent: 4251862 (1981-02-01), Murayama
patent: 4335277 (1982-06-01), Puri
patent: 4370729 (1983-01-01), Bosch
patent: 4439827 (1986-03-01), Wilkes
patent: 4454578 (1984-06-01), Matsumoto et al.
patent: 4530050 (1985-07-01), Fukunaga et al.
patent: 4554627 (1985-11-01), Holland et al.
patent: 4654781 (1987-03-01), Schwartz et al.
patent: 4714994 (1987-12-01), Oklobdzija et al.
patent: 4766566 (1988-08-01), Chuang
patent: 4812971 (1989-03-01), Butts, Jr. et al.
patent: 4821183 (1989-04-01), Hauris
patent: 4890218 (1989-12-01), Bram
patent: 4958275 (1990-09-01), Yokouchi
patent: 5129067 (1992-07-01), Johnson
patent: 5202967 (1993-04-01), Matsuzaki et al.
patent: 5233694 (1993-08-01), Hotta et al.
patent: 5233696 (1993-08-01), Suzuki
patent: 5241637 (1993-08-01), Skruhak et al.
Multi-Port Asymmetrical Memory Cell, Joy et al. IBM Technical Disclosure Bulletin, vol. 23, No. 7A, Dec. 1980.
"Intel 80386 Programmer's Reference Manual." Chapter 17 (1986).
Kogge, Peter M. "The Architecture of Pipelined Computers." Hemisphere Publishing Corp., 1981, pp. 237-249.

Affiliated with

Also associated with

Rating

Apparatus for concurrent multiple instruction decode in variable does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for concurrent multiple instruction decode in variable, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for concurrent multiple instruction decode in variable will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-221827