Apparatus for calculating delay when executing vector tailgating

Details Apparatus for calculating delay when executing vector tailgating Apparatus for calculating delay when executing vector tailgating

1991-04-10

1994-09-20

Lee, Thomas C.

Boots, shoes, and leggings

395375, 364736, 3649371, 3649377, 3649483, 36494831, 36494834, 364DIG2, 36423221, 364251, 3642513, 364258, 364263, 36518905, 36523005, G06F 9312, G06F 934

Patent

active

053496779

ABSTRACT:
Improved performance is obtained in computers of the type having vector registers which communicate with one or more functional units and common memory. As elements of a vector are read from a vector register for transmission to common memory or as operands to a functional unit, the vector register immediately becomes available to receive and store elements of a vector from common memory or a functional unit. The element-by-element storing takes place simultaneously with the element-by-element reading, and trails the reading by at least one element so as to not overwrite elements yet to be read. Through the use of this technique a vector register can be loaded with a vector for a subsequent operation without having to wait for the completion of the previous operation which uses the same vector register.

REFERENCES:
patent: 4656614 (1987-04-01), Suzuki
patent: 4674032 (1987-06-01), Michaelson
patent: 4720780 (1988-01-01), Dolecek
patent: 4766535 (1988-08-01), Auerbach et al.

Affiliated with

Also associated with

Rating

Apparatus for calculating delay when executing vector tailgating does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for calculating delay when executing vector tailgating, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for calculating delay when executing vector tailgating will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2430600