Boots – shoes – and leggings
Patent
1992-08-14
1996-05-07
Teska, Kevin J.
Boots, shoes, and leggings
364491, 34082587, 326 16, 326 21, 326119, 327261, G06F 1500, H03K 1902
Patent
active
055152910
ABSTRACT:
A delay parameter calculator (13) calculates an input slew rate (tr) as a function of a layout pattern information (D12) to determine delay parameters (K) by substituting the slew rate (tr) for a delay parameter function (K(tr)). An output impedance calculator (15) calculates an impedance (RS) of an accurate output macro cell (21) as a function of a capacitance lumped constant (C) and the delay parameters (K). A delay time calculator (16) solves an equation having the output impedance (RS) as a significant parameter to correctly calculate a delay time (DT) it takes to transmit a signal from an input to an output of a logic functional block composed of MOS transistors.
REFERENCES:
patent: 4196475 (1980-04-01), Hall
patent: 4263651 (1981-04-01), Donath et al.
patent: 4342089 (1982-07-01), Hall
patent: 4587480 (1986-05-01), Zasio
patent: 4631686 (1986-12-01), Ikawa et al.
patent: 4698760 (1987-10-01), Lemback et al.
patent: 4972412 (1990-11-01), Satoh
patent: 5001365 (1991-03-01), Murabayashi et al.
patent: 5202841 (1993-04-01), Tani
patent: 5231588 (1993-07-01), Agrawal et al.
Gate Ensemble User Guide, Release 2.0, Chapter 12.2, pp. 12-4-12-11, "Delay Modeling", No Date.
Komoda Michio
Omori Naoko
Louis-Jacques Jacques H.
Mitsubishi Denki & Kabushiki Kaisha
Teska Kevin J.
LandOfFree
Apparatus for calculating delay time in logic functional blocks does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for calculating delay time in logic functional blocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for calculating delay time in logic functional blocks will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1232366