Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2000-09-07
2004-07-27
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S158000, C327S245000, C327S251000
Reexamination Certificate
active
06768356
ABSTRACT:
BACKGROUND
Time interleaved (or multi-channel) architecture is commonly used in semiconductor or other devices to provide parallelism in circuit design. As circuit speed, resolution and complexity are ever increasing, the demands on circuit design are immense. Time interleaved architecture assists in meeting these demands by providing a mechanism for relaxing the criteria without foregoing circuit performance. As shown in FIG.
8
(
a
), for example, the time-interleaved architecture is typically composed of a plurality of parallel channel devices
82
a
,
82
b
, . . .
82
m
generating a plurality of channel output signals which are ultimately combined as a single output using a device such as multiplexer
84
.
Many advantages arise from the use of such a time-interleaved architecture. For example, in a circuit design requiring a final speed of Fs, utilizing a time-interleaved architcture, a series of m channels (e.g., channels
1
,
2
, . . . m, as in
FIG. 8
(
a
)) can be used. Where each channel is designed to perform the required functions in parallel, the individual channels need only be designed to perform at the less demanding speed of Fs/m. The circuit design on each individual channel therefore is relaxed and more manageable.
To successfully implement any time-interleaved architecture, a precise delay multi-phase clock generator is required. As shown in FIG.
8
(
a
), a plurality of sample and hold devices
80
a
,
80
b
, . . .
80
m
must sample the input signals at precise intervals to provide the correct input signal samples to the plurality of channel devices
82
a
,
82
b
, . . .
82
m
. The multi-phase clock signals &phgr;
1
, &phgr;
2
, . . . &phgr;m must therefore be precise in the time intervals between clock phases. Ideally, the delay between any adjacent phases should be exactly the same, i.e., &phgr;
1
, &phgr;
2
, . . . uniformly distributed within one clock period m/Fs, &Dgr;td
1
=&Dgr;td
2
= . . . =&Dgr;td
m
=
1
/Fs, as shown in FIG.
8
(
b
).
In real-world applications, however, random variations of the sampling signals is unavoidable. The instability of every individual clock phase itself makes precise sampling difficult. The instability is often caused by noise sources (commonly known as “jitter”) on the device itself (e.g., integrated circuit or “chip”). Jitter raises the noise floor, thus, reducing signal-to-noise ratio (SNR). Variations in the sampling signals may also be attributed to mismatches in the device, the channel, or both. Such mismatches may introduce tones into the operation, thereby reducing spurious-free dynamic range (SFDR). Such random variations in the sampling signals is often critical to the effectiveness of the time-interleaved architecture.
SUMMARY
In accordance with a preferred embodiment, a time-interleaved (or multi-phase) architecture is provided having individual control of a plurality of output signals or phases. The time-interleaved architecture may be implemented using a first set of delay cells such as those in a ring oscillator or a delay line device receiving overall control of its output signals by a global control signal. The global control signal may be issued by a phase-locked loop, delay-locked loop, or other like structure. A second set of delay cells is provided to further delay the output signals produced by the first set of delay cells. The second set of delay cells are controlled by individual control signals uniquely calibrated in accordance with a preferred embodiment of the invention to provide uniform (or substantially) uniform time spacing between output signals.
REFERENCES:
patent: 5073730 (1991-12-01), Hoffman
patent: 5146121 (1992-09-01), Searles et al.
patent: 5295164 (1994-03-01), Yamamura
patent: 5302920 (1994-04-01), Bitting
patent: 5331295 (1994-07-01), Jelinek et al.
patent: 5448191 (1995-09-01), Meyer
patent: 5451911 (1995-09-01), Colvin et al.
patent: 5561692 (1996-10-01), Maitland et al.
patent: 5563554 (1996-10-01), Mizuno
patent: 5619170 (1997-04-01), Nakamura
patent: 5668504 (1997-09-01), Rodriques Ramalho
patent: 5686850 (1997-11-01), Takaki et al.
patent: 5838178 (1998-11-01), Marbot
patent: 5889436 (1999-03-01), Yeung et al.
patent: 6026134 (2000-02-01), Duffy et al.
patent: 6037812 (2000-03-01), Gaudet
patent: 6043718 (2000-03-01), Diniz et al.
patent: 6087868 (2000-07-01), Millar
patent: 6137336 (2000-10-01), Baba et al.
John G. Maneatis, “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques”,IEEE Journal of Solid-State Circuits,vol. 31, No. 11, Nov. 1996, pp. 1723-1732.
Chan-Hong Park et al., “A Low-Noise, 900-MHz VCO in 0.6-&mgr;m CMOS”,IEEE Journal of Solid-State Circuits,vol. 34, No. 5, May 1999, pp. 586-591.
Ali Hajimiri et al., “Jitter and Phase Noise in Ring Oscillators”,IEEE Journal of Solid-State Circuits,vol. 34, No. 6, Jun. 1999, pp. 790-804.
Beomsup Kim et al., “PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design”,Department of Electrical Engineering and Computer Sciences, University of California, Berkley / Department of Electrical Engineering, Korea Advanced Institute of Science and Technology,pp. 31-34.
John A. McNeill, “Jitter in Ring Oscillators”,IEEE Journal of Solid-State Circuits,vol. 32, No. 6, Jun. 1997, pp. 870-879.
Behzad Razavi, “A Study of Phase Noise in CMOS Oscillators”,IEEE Journal of Solid-State Circuits,vol. 31, No. 3, Mar. 1996, pp. 331-343.
Richard Gu et al., “A 0.5-3.5Gb/s Low-Power Low-Jitter Serial Data CMOS Transceiver”,1999 IEEE International Solid-State Circuits Conference,ISSCC99/Session 20/Paper WA 20.4, pp. 352-353 and 478.
Joonsuk Lee et al., “A 250MHz Low Jitter Adaptive Bandwidth PLL”,1999 IEEE International Solid-State Circuits Conference,ISSCC99/Session 20/Paper WA 20.1, pp. 346346-346347 and 477.
David W. Boerstler, “A Low-Jitter PLL Clock Generator for Microprocessors with Lock Range of 340-612 MHz”,IEEE Journal of Solid-State Circuits,vol. 34, No. 4, Apr. 1999, pp. 513-519.
T. Saeki, et al., “A 1.3 cycle lock time, non PLL/DLL jitter suppression clock multiplier based on direct clock cycle interpolation for ‘Clock on Demand’”,2000 IEEE International Solid-State Circuits Conference(2000), p. 166-167.
I. Hwang, et al., “A digitally controlled phase-locked loop with fast locking scheme for clock synthesis application”,2000 IEEE International Solid-State Circuits Conference(2000), p. 168-169.
Black William C.
Wu Lin
Callahan Timothy P.
Dickstein , Shapiro, Morin & Oshinsky, LLP
Iowa State University & Research Foundation, Inc.
Nguyen Hai L
LandOfFree
Apparatus for and method of implementing time-interleaved... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for and method of implementing time-interleaved..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for and method of implementing time-interleaved... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3198109