Pulse or digital communications – Synchronizers – Synchronizing the sampling time of digital data
A novel and useful apparatus for and method of clock recovery from a serial data stream. The clock recovery mechanism of the present invention provides accurate and fast timing recovery while operative to filter out the effects of noise. The clock recovery mechanism clocks the received serial data into a shift register of N bits, where N is an even number equal to the oversampling factor of the data signal. A timing correction, generated during learning cycles, is applied during the subsequent correction cycle. The timing is adjusted during correction cycles by preloading the reference counter, from which the sampling clock is produced, such that its cycle is either shortened or extended by M clocks, where M corresponds to the required timing correction.
patent: 4139898 (1979-02-01), Tanaka
patent: 4972161 (1990-11-01), Davies et al.
patent: 5220201 (1993-06-01), Kawasaki et al.
patent: 5761255 (1998-06-01), Shi
patent: 5774470 (1998-06-01), Nishiya et al.
patent: 5907587 (1999-05-01), Sokoler
patent: 6181660 (2001-01-01), Hirayama et al.
patent: 6266799 (2001-07-01), Lee et al.
Brady III Wade James
Neerings Ronald O.
Telecky , Jr. Frederick J.
Apparatus for and method of clock recovery from a serial... does not yet have a rating. At this time, there are no reviews or comments for this patent.If you have personal experience with Apparatus for and method of clock recovery from a serial..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for and method of clock recovery from a serial... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3578238