Boots – shoes – and leggings
Patent
1986-11-24
1991-04-30
Lee, Thomas C.
Boots, shoes, and leggings
3649378, 3649427, 3649511, 364726, G06F 1202, G06F 7544
Patent
active
050124412
ABSTRACT:
Memory address generation circuitry includes two binary counters for generating addresses for application to an address bus. The least significant bits of one counter are connected to the address bus in bit positions corresponding to the most significant bits of the other counter whereby the two counters increment addresses in opposite directions. The mode of address generation permits addresses for data in normal order, data within data blocks in normal order and data blocks in reverse-bit order, and data within data blocks in bit-reverse order and data blocks in normal order. The circuitry has particular applicability in memory address generation when operating on data with algorithms for FFT operations in one or more dimensions.
REFERENCES:
patent: 3731284 (1973-05-01), Thies
patent: 4117541 (1978-09-01), Ali
patent: 4138732 (1979-02-01), Suzuki et al.
patent: 4181976 (1980-01-01), Collins et al.
patent: 4258418 (1981-03-01), Heath
patent: 4541048 (1985-09-01), Propster et al.
patent: 4583190 (1986-04-01), Salb
patent: 4674032 (1987-06-01), Michaelson
patent: 4686483 (1987-08-01), Isshiki et al.
patent: 4720780 (1988-01-01), Dolecek
Lee Thomas C.
Woodward Henry K.
Zoran Corporation
LandOfFree
Apparatus for addressing memory with data word and data block re does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for addressing memory with data word and data block re, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for addressing memory with data word and data block re will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-646158