Apparatus for a multi-data store or load instruction for transfe

Details Apparatus for a multi-data store or load instruction for transfe Apparatus for a multi-data store or load instruction for transfe

1994-05-19

1995-02-14

Harrell, Robert B.

Boots, shoes, and leggings

395425, 3642549, 3642603, G06F 1206

Patent

active

053903072

ABSTRACT:
A data processor wherein, in the case where an instruction decoder has decoded a multi-data transfer (storing or loading) instruction, bits in a register list outputted from the instruction decoder are searched by first and second priority encoders to encode respectively a position of "1" (or "0") and a position where "1" (or "0") is continued in two bits as binary digits, and when the encoded results do not coincide only one register corresponding to a bit position of the single "1" (or "0") is accessed, when the encoded results coincide the registers corresponding to the bit positions of the two continuous "1" (or "0") are accessed at the same time to process the multi-data transfer instruction effectively.

REFERENCES:
patent: 3990054 (1976-11-01), Perlowski
patent: 4339797 (1982-07-01), Brereton et al.
patent: 4348741 (1982-09-01), McAlister et al.
patent: 4500958 (1985-02-01), Martin et al.
patent: 4881167 (1989-11-01), Sasaki et al.
patent: 4980817 (1990-12-01), Fossum et al.

Affiliated with

Also associated with

Rating

Apparatus for a multi-data store or load instruction for transfe does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for a multi-data store or load instruction for transfe, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for a multi-data store or load instruction for transfe will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-294807