Apparatus for a bus-based integrated circuit test architecture

Details Apparatus for a bus-based integrated circuit test architecture Apparatus for a bus-based integrated circuit test architecture

1992-04-20

1995-01-03

Beausoliel, Jr., Robert W.

Excavating

371 221, H04B 1700

Patent

active

053793080

ABSTRACT:
The present invention provides an access mechanism for the testing of modules within an integrated circuit. A test access architecture is implemented which allows embedded testing of reusable modules with reusable test vectors regardless of the configuration of the integrated circuit. Modules within the integrated circuit may receive previously developed test vectors directly from a test input bus without having to propagate them through intervening modules. The module is controlled to accept as input either normal system inputs or the previously developed test vectors by logic circuits embedded within each module. The module's output is routed by a test output bus for dynamically observing test results at the system pins.

REFERENCES:
patent: 5173904 (1992-12-01), Daniels et al.
patent: 5210759 (1993-05-01), DeWitt et al.

Affiliated with

Also associated with

Rating

Apparatus for a bus-based integrated circuit test architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for a bus-based integrated circuit test architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for a bus-based integrated circuit test architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2216835