Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2005-12-21
2009-08-25
Bahta, Kidest (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S002000, C703S018000, C716S030000, C716S030000
Reexamination Certificate
active
07580824
ABSTRACT:
Apparatus and methods for calculating power consumption of circuitry within integrated circuits (ICs), such as programmable logic devices (PLDs) are disclosed and described. A method of estimating power consumption of a circuit in an IC includes decomposing the IC into a plurality of overlapping blocks. Each block in the plurality of blocks includes a portion of the circuitry in the IC. The method further includes estimating power consumption of each block in the plurality of blocks, and estimating power consumption of the IC based on the power consumption of the plurality of blocks.
REFERENCES:
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 6094527 (2000-07-01), Tsukamoto et al.
patent: 6621325 (2003-09-01), Hart et al.
patent: 6687888 (2004-02-01), Chen
patent: 6950998 (2005-09-01), Tuan
patent: 7076405 (2006-07-01), Uchino
patent: 7243312 (2007-07-01), Lysaght et al.
patent: 7257511 (2007-08-01), Hsieh et al.
patent: 2003/0088840 (2003-05-01), Yonezawa et al.
patent: 2003/0097348 (2003-05-01), Cao
patent: 2004/0129951 (2004-07-01), Karasudani
patent: 2004/0174187 (2004-09-01), New
patent: 2004/0239189 (2004-12-01), Sundstrom
patent: 2004/0243959 (2004-12-01), Takemura
patent: 2005/0008069 (2005-01-01), Cao
patent: 2005/0036576 (2005-02-01), Agazzi et al.
patent: 2005/0050495 (2005-03-01), Mcguffin et al.
patent: 2005/0066214 (2005-03-01), Obinata
patent: 2005/0192787 (2005-09-01), Kuwahara et al.
Satyanarayana, Chattopadhyay, and Sasidhar, “Low Power Combinational Circuit Synthesis targeting Multiplexer based FPGAa”. Proceedings of the 17th International Conference on VLSI Design, IEEE, 2004.
“Library Compiler User Guide: Modeling Timing and Power Technology Libraries,” Version V-2003.12, Dec. 2003, pp. 1-569, Synopsys.
Lewis David
Wong Thomas Yau-Tsun
Altera Corporation
Bahta Kidest
Law Offices of Maximilian R. Peterson
Thangavelu Kandasamy
LandOfFree
Apparatus and methods for modeling power characteristics of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and methods for modeling power characteristics of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and methods for modeling power characteristics of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4076179