Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Reexamination Certificate
2004-05-19
2008-03-25
Tan, Vibol (Department: 2819)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
C327S537000, C326S032000, C326S039000
Reexamination Certificate
active
07348827
ABSTRACT:
A programmable logic device (PLD) includes mechanisms for adjusting or setting the body bias of one or more transistors. The PLD includes a body-bias generator. The body-bias generator is configured to set a body bias of one or more transistors within the programmable logic device. More specifically, the body-bias generator sets the body bias of the transistor(s) so as to trade off performance and power consumption of the transistor(s).
REFERENCES:
patent: 5341034 (1994-08-01), Matthews
patent: 5422591 (1995-06-01), Rastegar et al.
patent: 5610533 (1997-03-01), Arimoto et al.
patent: 5689144 (1997-11-01), Williams
patent: 5703522 (1997-12-01), Arimoto et al.
patent: 5744996 (1998-04-01), Kotzle et al.
patent: 5841694 (1998-11-01), Wong
patent: 5852552 (1998-12-01), Kwon
patent: 5854561 (1998-12-01), Arimoto et al.
patent: 5905402 (1999-05-01), Kim et al.
patent: 5942784 (1999-08-01), Harima et al.
patent: 6020758 (2000-02-01), Patel et al.
patent: 6147508 (2000-11-01), Beck et al.
patent: 6147511 (2000-11-01), Patel et al.
patent: 6232793 (2001-05-01), Arimoto et al.
patent: 6271713 (2001-08-01), Krishnamurthy
patent: 6292639 (2001-09-01), Inoue et al.
patent: 6343044 (2002-01-01), Hsu et al.
patent: 6351176 (2002-02-01), Houston
patent: 6366156 (2002-04-01), Narendra et al.
patent: 6366482 (2002-04-01), Jeong
patent: 6373281 (2002-04-01), Chuang et al.
patent: 6429726 (2002-08-01), Bruneau et al.
patent: 6448840 (2002-09-01), Kao et al.
patent: 6469572 (2002-10-01), Bruneau et al.
patent: 6476372 (2002-11-01), Merrill et al.
patent: 6484265 (2002-11-01), Borkar et al.
patent: 6525559 (2003-02-01), Wu et al.
patent: 6529421 (2003-03-01), Marr et al.
patent: 6535034 (2003-03-01), Wong
patent: 6549032 (2003-04-01), Shumarayev et al.
patent: 6590440 (2003-07-01), Williams et al.
patent: 6597203 (2003-07-01), Forbes
patent: 6605981 (2003-08-01), Bryant et al.
patent: 6614688 (2003-09-01), Jeong et al.
patent: 6670655 (2003-12-01), Lukes et al.
patent: 6731158 (2004-05-01), Hass
patent: 6744301 (2004-06-01), Tschanz et al.
patent: 6777978 (2004-08-01), Hart et al.
patent: 6784722 (2004-08-01), Tang et al.
patent: 6972599 (2005-12-01), Forbes
patent: 6980033 (2005-12-01), Forbes
patent: 7098689 (2006-08-01), Tuan et al.
patent: 7112997 (2006-09-01), Liang et al.
patent: 7129745 (2006-10-01), Lewis et al.
patent: 2001/0012673 (2001-08-01), Gyu-chul
patent: 2001/0047506 (2001-11-01), Houston
patent: 2002/0005750 (2002-01-01), Kao et al.
patent: 2002/0024378 (2002-02-01), Forbes et al.
patent: 2002/0029352 (2002-03-01), Borkar et al.
patent: 2002/0030533 (2002-03-01), De et al.
patent: 2002/0031028 (2002-03-01), Forbes et al.
patent: 2002/0033730 (2002-03-01), Yao et al.
patent: 2002/0044076 (2002-04-01), Yao et al.
patent: 2002/0079951 (2002-06-01), Borkar et al.
patent: 2002/0118569 (2002-08-01), Jeong et al.
patent: 2002/0140496 (2002-10-01), Keshavarzi et al.
patent: 2002/0155671 (2002-10-01), Lukes et al.
patent: 2002/0163377 (2002-11-01), Bruneau et al.
patent: 2002/0171461 (2002-11-01), Yamazaki et al.
patent: 2002/0171468 (2002-11-01), Bryant et al.
patent: 2002/0179876 (2002-12-01), Pang et al.
patent: 2003/0001658 (2003-01-01), Matsumoto
patent: 2003/0001663 (2003-01-01), Zhang
patent: 2003/0005378 (2003-01-01), Tschanz et al.
patent: 2003/0016078 (2003-01-01), Hinterscher
patent: 2003/0038668 (2003-02-01), Zhang et al.
patent: 2003/0053335 (2003-03-01), Hart et al.
patent: 2003/0067042 (2003-04-01), Kaatz
patent: 2003/0067321 (2003-04-01), Turner
patent: 2003/0080802 (2003-05-01), Ono et al.
patent: 2003/0141929 (2003-07-01), Casper et al.
patent: 2003/0151428 (2003-08-01), Ou Yang
patent: 2003/0209752 (2003-11-01), Cai et al.
patent: 2003/0218478 (2003-11-01), Sani et al.
patent: 2004/0016977 (2004-01-01), Miyazaki et al.
patent: 2004/0025135 (2004-02-01), Hart et al.
patent: 2004/0123170 (2004-06-01), Tschanz et al.
patent: 2005/0023633 (2005-02-01), Yeo et al.
patent: 2005/0231274 (2005-10-01), Wu
patent: 2006/0038605 (2006-02-01), De Gyvez et al.
patent: 0732 796 (1996-09-01), None
Search Report; PCT/US2005/017266; 14 pgs.; copy enclosed; Date of Mailing Jan. 23, 2006.
Search Report, PCT/US2005/017265; 14 pgs.; copy enclosed; Date of Mailing Oct. 20, 2005.
U.S. Appl. No. 11/535,065, filed Sep. 26, 2006, Lewis et al.
U.S. Appl. No. 11/006,420, filed Sep. 26, 2006, Shumarayev et al.
U.S. Appl. No. 11/420,736, filed May 27, 2006, Shumarayev.
U.S. Appl. No. 11/420,737, filed May 27, 2006, Hoang et al.
U.S. Appl. No. 11/369,664, filed Mar. 6, 2006, Perisetty.
U.S. Appl. No. 11/369,654, filed Mar. 6, 2006, Perisetty.
U.S. Appl. No. 11/369,548, filed Mar. 6, 2006, Perisetty.
EP 07 00 3010 European Search report from European foreign counterpart to U.S. Appl. No. 11/369,664 (A2238), 2 pp., no date.
“Challenges For Low-Power And High-Performance Chips”, IEEE Design & Test Of Computers, Jul.-Sep. 1998, pp. 119-124.
Kawaguchi et al., “Dynamic Leakage Cut-Off Scheme For Low-Voltage SRAM's”, IEEE, Symposium On VLSI Circuits Digest Of Technical Papers, 1998, pp. 140-141.
Nose et al., “Voltage Dependent Gate Capacitance And Its Impact In Estimating Power And Delay Of CMOS Digital Circuits With Low Supply Voltage”, ISLPED, 2000, pp. 228-230.
Zyuban et al., “Low Power Integrated Scan-Retention Mechanism”, ISLPED, Aug. 12-14, 2002, pp. 98-102.
Das et al., “Ultra Low-Leakage Power Strategies For Sub-1 V VLSI:Novel Circuit Styles And Design Methodologies For Partially Depleted Silicon-On-Insulator (PD-SOI) CMOS Technology”, 16thInternational Conference on VLSI Design, 2003, 6 pgs.
Yeap, “Leakage Current In Low Standby Power And High Performance Devices: Trends And Challenges”, ISPD, Apr. 7-10, 2002, pp. 22-27.
Huang et al., “Scalability And Biasing Strategy For CMOS With Active Well Bias”, Abstract Only, Symposium On VLSI Technology, 2001, 1 pg.
Kawaguchi et al., “FP 12.4: A CMOS Scheme For 0.5V Supply Voltage With Pico-Ampere Standby Current”, IEEE, 1998, pp. 12.4-1 to 12.4-10.
Heo et al., “Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines”, 29thAnnual International Symposium For Computer Architecture (ISCA-29), May 2002, 11 pgs.
Kosonocky et al., “Enhanced Multi-Threshold (MTCMOS) Circuits Using Variable Well Bias”, ISLPED, Aug. 6-7, 2001, pp. 165-169.
Kim et al., “Dynamic VTH Scaling Scheme For Active Leakage Power Reduction”, Design, Automation And Test In Europe Conference And Exhibition, Mar. 2002, 5 pgs.
Tsai et al., “Reducing Leakage Energy In FPGAs Using Region-Constrained Placement”, FPGA, Feb. 22-24, 2004, 8 pgs.
Chen et al., “Low-Power Technology Mapping For FPGA Architectures With Dual Supply Voltage”, FPGA, Feb. 22-24, 2004, 9 pgs.
Li et al., “Low-Power FPGA Using Pre-defined Dual-Vdd/Dual-Vt Fabrics”, FPGA, Feb. 22-24, 2004, 9 pgs.
Anderson et al., “Active Leakage Power Optimization For FPGAs”, FPGA, Feb. 22-24, 2004, pp. 33-41.
Kosonocky et al., “Low-Power Circuits And Technology For Wireless Digital Systems”, IBM J. Res. & Dev., vol. 47, No. 2/3, Mar./May 2003, pp. 283-298.
Sakurai, “Low Power Design Of Digital Circuits”, pp. 1-5, no date.
Sakurai, “Recent Topics For Realizing Low-Power, High-Speed VLSIs”, 6 pgs., no date.
Sakurai, “Recent Topics For Realizing Low-Power, High-Speed VLSIs”, Workshop on Advanced CMOS, Oct. 31, 2001, 24 pgs.
Heo et al., “Leakage-Biased Domino Circuits For Dynamic Fine-Grain Leakage Reduction”, Symposium On VLSI Circuits, Jun. 2002, 4 pgs.
Tschanz et al., “Dynamic Sleep Transistor And Body Bias For Active Leakage Power Control Of Microprocessors”, IEEE Journal Of Solid-State Circuits, vol. 38, No. 11, Nov. 2003, pp. 1838-1845.
Miyazaki et al., “A 1.2-GIPS/W Microprocessor Using Speed-Adaptive Threshold-Voltage CMOS With Forward Bias”, IEEE Journal Of Solid-State Circuits, vol. 37, No. 2, Feb. 2002, pp. 210-217.
Tsc
Liu Yow-Juang W.
McElheny Peter
Pedersen Bruce
Rahim Irfan
Altera Corporation
Law Offices of Maximilian R. Peterson
Tan Vibol
LandOfFree
Apparatus and methods for adjusting performance of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and methods for adjusting performance of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and methods for adjusting performance of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3980244