Static information storage and retrieval – Interconnection arrangements
Reexamination Certificate
2006-01-03
2006-01-03
Nguyen, Viet Q. (Department: 2827)
Static information storage and retrieval
Interconnection arrangements
C714S763000, C714S773000, C711S104000, C711S170000, C711S173000, C711S211000, C710S107000, C710S305000
Reexamination Certificate
active
06982892
ABSTRACT:
A layout for simultaneously sub-accessible memory modules is disclosed. In one embodiment, a memory module includes a printed circuit board having a plurality of sectors, each sector being electrically isolated from the other sectors and having a multi-layer structure. At least one memory device is attached to each sector, the memory devices being organized into a plurality of memory ranks. A driver is attached to the printed circuit board and is operatively coupled to the memory ranks. The driver is adapted to be coupled to a memory interface of the computer system. Because the sectors are electrically-isolated from adjacent sectors, the memory ranks are either individually or simultaneously, or both individually and simultaneously accessible by the driver so that one or more memory devices on a particular sector may be accessed at one time. In an alternate embodiment, the printed circuit board includes a driver sector electrically isolated from the other sectors and having a multi-layer structure, the driver being attached to the driver sector.
REFERENCES:
patent: 5040153 (1991-08-01), Fung et al.
patent: 5513135 (1996-04-01), Dell et al.
patent: 5619471 (1997-04-01), Nunziata
patent: 5831925 (1998-11-01), Brown et al.
patent: 5973951 (1999-10-01), Bechtolsheim et al.
patent: 5995376 (1999-11-01), Schultz et al.
patent: 6046952 (2000-04-01), Novak et al.
patent: 6049476 (2000-04-01), Laudon et al.
patent: 6111757 (2000-08-01), Dell et al.
patent: 6147921 (2000-11-01), Novak et al.
patent: 6148363 (2000-11-01), Lofgren et al.
patent: 6237108 (2001-05-01), Ogawa et al.
patent: 6370668 (2002-04-01), Garrett et al.
patent: 6584588 (2003-06-01), Pawate et al.
patent: 6587393 (2003-07-01), Ayukawa et al.
patent: 6715044 (2004-03-01), Lofgren et al.
patent: 6721226 (2004-04-01), Woo et al.
patent: 6751698 (2004-06-01), Deneroff et al.
patent: 6839266 (2005-01-01), Garrett et al.
patent: 2003/0206478 (2003-11-01), Ayukawa et al.
patent: 410283773 (1998-10-01), None
patent: 02000207279 (2000-07-01), None
patent: 2001022638 (2001-01-01), None
Jeddeloh Joseph M.
Lee Terry R.
LandOfFree
Apparatus and methods for a physical layout of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and methods for a physical layout of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and methods for a physical layout of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3545315