Patent
1992-08-31
1998-08-04
Pan, Daniel H.
39518306, 39518208, G06F 704, G06F 9455
Patent
active
057908346
ABSTRACT:
An identification apparatus and method for identifying the microprocessor, including a read-only memory for storing microprocessor ID data having data fields for identifying the microprocessor, and control logic for executing an ID instruction that reads the microprocessor ID data from the read-only memory and stores it in a register that can be selectively read by a programmer. The identification apparatus and method also include an ID flag indicative of implementation of the ID instruction in the microprocessor, and a test flag program for testing the ID flag to determine whether or not to execute the ID instruction. The method is available at any time while the microprocessor is operating, for example during initialization of the system software, installation of a program, or while a program is running. Once a microprocessor has been identified, features appropriate to the specific microprocessor can be enabled, and work-around programs can be installed. The method prevents execution of the ID instruction on microprocessors that do not have the identification system, and prevents execution of the test flag program on microprocessors that do not have a test flag location. The invention is particularly useful for groups of compatible microprocessor families whose development is continually advancing with introduction of new families and models.
REFERENCES:
patent: 4853844 (1989-08-01), Kono
patent: 4866769 (1989-09-01), Kano
patent: 4964074 (1990-10-01), Suzuki et al.
patent: 4967346 (1990-10-01), Freidin
patent: 4970640 (1990-11-01), Beardsley et al.
patent: 4974191 (1990-11-01), Amirghodsi et al.
patent: 5113518 (1992-05-01), Durst, Jr. et al.
patent: 5121486 (1992-06-01), Kurihara et al.
patent: 5144551 (1992-09-01), Cepulis
patent: 5163145 (1992-11-01), Parks
patent: 5214652 (1993-05-01), Sutton
patent: 5287531 (1994-02-01), Rogers, Jr. et al.
patent: 5408611 (1995-04-01), Kim
patent: 5426767 (1995-06-01), Crosswy
patent: 5459854 (1995-10-01), Sherer et al.
International Business Machines' Enterprise Systems Architecture/370: Principles of Operation, Publication No. SA22-7200-0, File No. S370-01, First Edition, Aug. 1988.
International Business Machines Technical Newsletter, Newsletter No. SN22-5279, Apr. 17, 1989, Base Publication No. SA 22-7200-0, File No. S370-01.
International Business Machines Technical Newsletter, Newsletter No. SN22-5342, Dec. 15, 1989, Base Publication No. SA22-7200-0, File No. S370-01.
Alpert Donald B.
Dreyer Robert S.
Intel Corporation
Pan Daniel H.
LandOfFree
Apparatus and method using an ID instruction to identify a compu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method using an ID instruction to identify a compu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method using an ID instruction to identify a compu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1189113