Apparatus and method performing speculative stores

Details Apparatus and method performing speculative stores Apparatus and method performing speculative stores

1998-10-28

1999-12-21

Pan, Daniel H.

Electrical computers and digital processing systems: processing

Processing architecture

Superscalar

712213, 712240, 711137, 711204, G06F 9312, G06F 938

Patent

active

060063173

ABSTRACT:
An apparatus for performing speculative stores is provided. The apparatus reads the original data from a cache line being updated by a speculative store, storing the original data in a restore buffer. The speculative store data is then stored into the affected cache line. Should the speculative store later be canceled, the original data may be read from the restore buffer and stored into the affected cache line. The cache line is thereby returned to a pre-store state. In one embodiment, the cache is configured into banks. The data read and restored comprises the data from one of the banks which comprise the affected cache line. Instead of forwarding store data to subsequent load memory accesses, the store is speculatively performed to the data cache and the loads may subsequently access the data cache. Dependency checking between loads and stores prior to the speculative performance of the store may stall the load memory access until the corresponding store memory access has been performed. Similar functionality to forwarding of store data is obtained through the performance of load memory accesses to the data cache. Additionally, speculative load memory accesses which are partially overlapped by a prior speculative store memory access may be performed more efficiently.

REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4794521 (1988-12-01), Ziegler et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4901233 (1990-02-01), Liptag
patent: 4905141 (1990-02-01), Brenza
patent: 4912626 (1990-03-01), Fiacconi
patent: 5091851 (1992-02-01), Shelton et al.
patent: 5148538 (1992-09-01), Celtruda et al.
patent: 5210845 (1993-05-01), Crawford et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5228134 (1993-07-01), MacWilliams et al.
patent: 5235697 (1993-08-01), Steely, Jr. et al.
patent: 5269017 (1993-12-01), Hayden et al.
patent: 5471598 (1995-11-01), Quattromani et al.
patent: 5495590 (1996-02-01), Comfort et al.
patent: 5509119 (1996-04-01), La Fetra
patent: 5530958 (1996-06-01), Agarwal et al.
patent: 5564034 (1996-10-01), Miyake
patent: 5584009 (1996-12-01), Garibay, Jr. et al.
patent: 5590352 (1996-12-01), Zuraski, Jr. et al.
patent: 5596740 (1997-01-01), Quattromani et al.
patent: 5603047 (1997-02-01), Caulk, Jr.
patent: 5727227 (1998-03-01), Schmidt et al.
patent: 5765208 (1998-06-01), Nelson et al.
patent: 5822558 (1998-10-01), Tram
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," BYTE, Jan. 1996, 4 pages.
IBM Technical Disclosure Bulletin entitled, "Fast Cache Access Based on Most Recently Used Hits," vol. 30, No. 10, Mar. 1988, pp. 1-4.
International Search Report for PCT/US96/17517 dated May 6, 1997.

Affiliated with

Also associated with

Rating

Apparatus and method performing speculative stores does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method performing speculative stores, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method performing speculative stores will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-516828