Apparatus and method of controlling paging unit of coprocessor b

Details Apparatus and method of controlling paging unit of coprocessor b Apparatus and method of controlling paging unit of coprocessor b

1993-06-08

1995-12-05

Hjerpe, Richard

Computer graphics processing and selective visual display system

Display driving control circuitry

Physically integral with display elements

345190, G09G 102

Patent

active

054733480

ABSTRACT:
A comparison result of a comparator in a paging unit determines whether the access target of a coprocessor is a system memory or a VRAM. If the target is a VRAM, predetermined bottom bits of both a TLB tag portion and a linear address to be compared are masked. If the target is the VRAM, the page frame size of paging is set to be larger than the page frame size when the access target is the system memory. Therefore, the TLB hit ratio can be improved when the access target is the VRAM, thus requiring less processing to update the TLB. This improves the drawing performance of the coprocessor.

REFERENCES:
patent: 4972338 (1990-11-01), Crawford et al.
patent: 5113180 (1992-05-01), Gupta et al.
"Video Subsystem", XGA Function, IBM Corporation 1989, 1991.

Affiliated with

Also associated with

Rating

Apparatus and method of controlling paging unit of coprocessor b does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method of controlling paging unit of coprocessor b, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method of controlling paging unit of coprocessor b will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1376766