Electric power conversion systems – Current conversion – Integrated circuit
Reexamination Certificate
2007-01-09
2008-12-23
Laxton, Gary L (Department: 2838)
Electric power conversion systems
Current conversion
Integrated circuit
C323S272000
Reexamination Certificate
active
07468899
ABSTRACT:
An apparatus and method for wafer level fabrication of high value inductors directly on top of semiconductor integrated circuits is disclosed. The integrated circuit includes a plurality of regulator circuits, each of the regulator circuits having an input node configured to receive a plurality of pulsed input signals having a predetermined duty cycle and a plurality of inductor windings associated with each of the plurality of regulator circuits respectively. The integrated circuit also includes a core array having a plurality of core elements. The plurality of core elements are positioned adjacent to and magnetically coupled with one or more of the plurality of inductor windings. An output node is electrically coupled to the plurality of inductor windings. The output signal at the output node is the sum of the instantaneous voltage on each of the inductor windings associated with the plurality of regulator circuits respectively. The integrated circuit also includes a phase control circuit coupled to the plurality of regulator circuits. The phase control circuit controls the phase of the plurality of pulsed input signals received at the plurality of the regulator circuits to control the output signal at the output node.
REFERENCES:
patent: 5204809 (1993-04-01), Andresen
patent: 5869148 (1999-02-01), Silverscholtz et al.
patent: 6867903 (2005-03-01), Imajuku et al.
patent: 6943535 (2005-09-01), Schiff
patent: 7002325 (2006-02-01), Harris et al.
patent: 7012414 (2006-03-01), Mehrotra et al.
patent: 7061359 (2006-06-01), Ding et al.
patent: 7176662 (2007-02-01), Chandrasekaran
patent: 7268410 (2007-09-01), Hopper et al.
patent: 7292128 (2007-11-01), Hanley
patent: 2002/0097129 (2002-07-01), Johnson
Johnson et al., U.S. Appl. No. 11/274,932 entitled “Apparatus and Method for Fabricating High Value Inductors on Semiconductor Integrated Circuits” Nov. 14, 2005.
U.S. Appl. No. 10/658,433 entitled “High Density Integrated Inductor with Core” filed Sep. 8, 2003.
Hwang et al., U.S. Appl. No. 11/111,660, “Patterned Magnetic Layer On-Chip Inductor” filed Apr. 21, 2005.
Johnson et al., U.S. Appl. No. 11/137,767 entitled Method of Improving On-Chip Power Inductor Performance in DC-DC Regulators filed May 25, 2005.
U.S. Appl. No. 11/495,143, filed Jul. 27, 2006.
U.S. Appl. No. 11/504,972, filed Aug. 15, 2006.
“The Concise Colour Science Dictionary”, Oxford University Press, 1997, p. 708.
Hopper Peter J.
Johnson Peter
Papou Andrei
Smeys Peter
Beyer Law Group LLP
Laxton Gary L
National Semiconductor Corporation
LandOfFree
Apparatus and method for wafer level fabrication of high... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for wafer level fabrication of high..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for wafer level fabrication of high... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4038532