Excavating
Patent
1996-08-13
1998-02-10
Canney, Vincent P.
Excavating
39518306, G01R 3128
Patent
active
057177015
ABSTRACT:
A boundary scan register allows for simplified testing of interconnections between integrated circuits. The interconnections between integrated circuits are characterized according to net type. Each net type has one or more mask registers that drive control inputs to each boundary scan register that drives a net of that type. One integrated circuit is configured to drive, while the others are configured to receive. The boundary scan registers are initialized to predetermined values, the mask registers are loaded, and clocks are pulsed to perform the needed tests. The results are then scanned out of the boundary scan registers, and a compression circuit compresses the test results data.
REFERENCES:
patent: 4441075 (1984-04-01), McMahon
patent: 5029166 (1991-07-01), Jarwala et al.
patent: 5103450 (1992-04-01), Whetsel
patent: 5202625 (1993-04-01), Farwell
patent: 5321277 (1994-06-01), Sparks et al.
patent: 5416409 (1995-05-01), Hunter
patent: 5423050 (1995-06-01), Taylor et al.
patent: 5444715 (1995-08-01), Gruetzner et al.
patent: 5473617 (1995-12-01), Farwell
patent: 5535331 (1996-07-01), Swobodz et al.
Chan. J.C., et al, "Boundary Walking Sequences for Circuit Board Interconnect Test", IBM Technical Disclosure Bulletin, vol. 36 No. 11, Nov. 1993, pp. 19-22.
Angelotti Frank William
Douskey Steven Michael
Canney Vincent P.
International Business Machines - Corporation
LandOfFree
Apparatus and method for testing interconnections between semico does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for testing interconnections between semico, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for testing interconnections between semico will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2083781