Apparatus and method for testing circuit board interconnect inte

Electricity: measuring and testing – Measuring – testing – or sensing electricity – per se – With rotor

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

371 223, G01R 1512

Patent

active

054164095

ABSTRACT:
Apparatus for testing the integrity of a plurality of conductive circuit connection paths between output pins on a first integrated circuit and input pins on a second integrated circuit on a circuit board includes first boundary scan cells associated with each output pin on the first integrated circuit, each of the first boundary scan cells adapted to selectively place a data test bit loaded therein onto the one of the output pins with which it is associated, second boundary scan cells associated with each input pin on the second one of the integrated circuits, each of the second boundary scan cells adapted to selectively store the digital value present on the one of the input pins with which it is associated, a controller for loading a data test bit into each of the boundary scan cells associated with each output pin on the first one of the integrated circuits, for respectively placing each of the data test bits onto respective ones of the output pins of the first integrated circuit, for selectively storing into each of the second boundary scan cells in the second integrated circuit the digital values present on the ones of the input pins associated therewith, and for comparing the digital values with the data test bits. Apparatus for observing circuit nodes in an analog integrated circuit includes a multiplexer connected to a plurality of circuit nodes to be observed, a sample/hold circuit for holding voltages obtained from the selected nodes, and a controller responsive to external signals for controlling the operation of the multiplexer and the sample/hold circuit.

REFERENCES:
patent: 4241307 (1980-12-01), Hong
patent: 4509008 (1985-04-01), DasGupta et al.
patent: 4697267 (1987-09-01), Wakai
patent: 4701921 (1987-10-01), Powell et al.
patent: 4967142 (1990-10-01), Sauerwald et al.
patent: 5029166 (1991-07-01), Jarwala et al.
patent: 5043985 (1991-08-01), Lin et al.
patent: 5070296 (1991-12-01), Priebe
patent: 5132635 (1992-07-01), Kennedy
patent: 5172377 (1992-12-01), Robinson et al.
"IEEE Standard Test Agess Port and Boundary Scan Architecture"; Aug. 17, 1990.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Apparatus and method for testing circuit board interconnect inte does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for testing circuit board interconnect inte, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for testing circuit board interconnect inte will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-640322

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.