Excavating
Patent
1995-05-01
1996-06-18
Canney, Vincent P.
Excavating
371 212, G06F 1126
Patent
active
055286038
ABSTRACT:
An integrated circuit testing apparatus and method of testing. In a first embodiment an amplifier amplifies the difference in a reference integrated circuit (RIC) response and a device under test integrated circuit (DUTIC) response to an electrical stimulus. The electrical stimulus is provided at an input of the DUTIC and the RIC by a stimulus circuit. A analog comparator determines when the amplified differences exceeds an adjustable threshold value. The sensitivity of the comparator is adjustable and the desired threshold value is adjusted before testing begins. If the amplified difference exceeds the threshold value of the comparator an error signal is generated. The apparatus of the invention includes a presetable counter which generates a device fail signal if a predetermined number of error signals are generated by the comparator. An initialization circuit loads a selectable value into the counter to provide a variable number of allowable errors before a DUTIC fails the test. In a second embodiment a precision voltage reference potential is adjusted to select a desired minimum potential for a high logic signal and a desired maximum potential for a low logic signal. The integrated circuit testing apparatus of the second embodiment also utilizes a RIC. The DUTIC and the RIC respond to the same electrical stimulus. The responses of the DUTIC and the RIC to the electrical stimulus are compared. If the responses have different logic levels the DUTIC automatically fails the test. If the responses have the same logic levels, the test circuit then compares the value of the DUTIC response to the minimum and maximum potentials of the precision voltage reference potential. If the DUTIC response does not lie either above or below the desired minimum and maximum potentials, respectively, the DUTIC fails the test since its potential falls within a failure window lying between the desired minimum and maximum values. Conversely if the DUTIC response falls above or below either of the desired minimum or maximum values, respectively, and has the same logic state as the RIC the DUTIC passes the test.
REFERENCES:
patent: 4414665 (1983-11-01), Kimura et al.
patent: 4479214 (1984-10-01), Ryan
patent: 4635258 (1987-01-01), Salowe
patent: 4942576 (1990-07-01), Busach et al.
patent: 5233614 (1993-08-01), Singh
patent: 5337318 (1994-08-01), Tsukakoshi
Microprocessors and Programmed Logic, Second Edition by Kenneth L. Short .COPYRGT.1987 by Prentice-Hall, Inc. pp. 103-108.
Electric Circuit Design, Savant et al. 1987, The Benjamin/Cummings Publishing Company, Inc. pp. 324-326 & pp. 580-650.
Canella Robert L.
Charlton Dave E.
Earnest Scott A.
Stevenson Greg D.
Canney Vincent P.
Collier Susan B.
Micro)n Technology, Inc.
LandOfFree
Apparatus and method for testing an integrated circuit using a v does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for testing an integrated circuit using a v, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for testing an integrated circuit using a v will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-229086